LLVM backend for TILE64

The backend in its current state provides the following features:

- Tilera ABI compliance
- Handling variadic functions
- Allocating dynamic local variables

It is available on GitHub:

https://github.com/llvm-tilera

What is TILE64?

commercial product of Tilera Corporation.

- 64 general purpose processor cores (tiles) connected by a mesh-network
- short-pipeline, in-order, three-issue cores
- VLIW instruction set

- the speed of the interconnection between tiles is one hop per tick
- the edges of the mesh are connected to I/O interfaces
- four DDR2 controllers



Unresolved issues

problems for new architectures. Such two issues are the followings:

Utilizing special-purpose native instructions

conveniently with TableGen patterns of actual SelectionDAG nodes.

Exploiting the power of multiple cores

needs to use architecture-specific library calls to implement parallel applications.

• Generating position-independent code • Utilizing TILE64 VLIW capabilities • Generating Tile Processor Assembly Code





The EITKIC_12-1-2012-0001 project is supported by the Hungarian Government, managed by the National Development Agency, and financed by the Research and Technology Innovation Fund.

Dávid Juhász, Tamás Kozsik

juhda@caesar.elte.hu, kto@elte.hu

Department of Programming Languages and Compilers Faculty of Informatics, Eötvös Loránd University Pázmány Péter sétány 1/C, Budapest 1117, Hungary



en library. The choice s of other, more speci	es that have alized ones.	been made
Ι	•••	
variadic	locals	
S callee	further varargs	
ck	lr fp	← incoming sp
ctly	r9 r8	register slots for varargs
caller	argument space)
	locals	
whether a ackends.		

VLIW packetizing

Utilizing VLIW feature introduced in LLVM 3.2 gives promising results, however the machinery could be improved to fully suit VLIW capabilities of TILE64.

description:

- Declare functional units

- three functional units

ated by the scheduler automaton.

Measuring execution times



Nasty technical details

We use pseudo-instructions to postpone generating actual code until proper information is available. Most of these instructions are suitable for fully automatic generation.

However, custom printing mechanisms have to be provided sometimes. One such example is the generation of position indepedent code:

GBR gbr:r1 ADDLO_PIC T64GPRF:r0 T64GPRF:r1 picac ADDHI_PIC T64GPRF:r0 T64GPRF:r0 picac







ddr:data / addli	r0 r1 lo16(dataBASE_POS)
auli r	0 r0 hal6(dataBASE_POS)

A projekt a Magyar Kormány támogatásával, a Nemze Fejlesztési Ügynökség kezelésében, a Kutatási és 👘