

Intel® AVX-512 architecture evolution and support in Clang/LLVM

Robert.Khasanov **Zinovy.Y.Nis**

@intel.com

2014 LLVM Developers' Meeting, Oct 28-29

Vector Evolution AVX-512 VL,BW,DQ **AVX-512F AVX-512F** AVX2 AVX2 AVX2 AVX **AVX** AVX **AVX** SSE* SSE* SSE* SSE* SSE* Xeon Phi **NHM SNB HSW** 512b **AVX-512** 16 SP / 8 DP Flops/Cycle 64 SP / 32 DP

AVX-512 Features

- 512b-wide vectors(%ZMM0-31)
- Masked instructions, 64b-mask registers (%K0-7)
- Gathers/Scatters
- Permutations
- Embedded broadcast

Embedded rounding

- control Compressed displacement
- Embedded suppression of all exceptions



Intel® Architecture **Instruction Set Extensions Programming** Reference

AVX-512 in Clang/LLVM

- Total: 651 instructions, 4000+ intrinsics
- 30% of these instructions implemented
- **Encodings, lowering and intrinsics covered with tests**
- 100+ patches, 9000+ LOCs
- Work in progress!

Available in trunk since July 2014!

clang -march=knl..

clang -march=skx ...

New features

AVX-512VL: Vector Length Orthogonality

Apply AVX-512F instructions to **128b** (**%XMM**) and **256b** (**%YMM**) registers

- AVX-512**F** (starting with Xeon Phi)
- VADDPD (%rcx), %zmm2, %zmm3
- AVX-512{F,VL} (starting with Skylake Xeon)
 - VADDPD (%rcx), %ymm2, %ymm3
 - VADDPD (%rcx), %xmm2, %xmm3

AVX-512BW: Byte & word support

AVX-512F packed instructions work on double- and quadwords d14 AVX-512**BW** packed instructions work on byte and words

b63 b62 b61 b60 b59

AVX-512BW also introduced 32b and 64b mask instructions

Perfect for handling graphics R G B A



AVX-512DQ: New HPC instructions

Extended Tuple support: 32x8, 64x2, 32x2

conversions

Byte support for mask instructions

INT64 arithmetic

support

Transcendental package enhancements

Int64 ⇔ FP

Expanded mask functionality

Enabling compiler optimizations

If-Conversion with memory accesses

float A[N], B[N], C[N]; for(i=0; i<16; i++) { if (B[i] != 0) { A[i] = A[i] * B[i];

With AVX-512 we can generate this smart code!

> VCMPNEQPS k1, zmm0, B VMOVUPS zmm2 **{k1}{z}**, A VMULPS zmm1 {k1}, zmm2, B VMOVUPS A{k1}, zmm1

Masking instructions semantics Zero-masking:

VMULPS zmm1 {k1} {z}, zmm2, B

VMULPS zmm1 {k1},

zmm2, B dest; 🗲 mask;==1 ? src1; * src2; : dest

 $dest_i \leftarrow mask_i==1 ? src1_i * src2_i : 0$

Currently, this loop can't be vectorized in LLVM IR:

LV: Can't if-convert the loop.

LV: Not vectorizing: Cannot prove legality

Potential LLVM IR extended with special intrinsics for masking

%a= call <16 x float> @llvm.masked.load (<16 x float>* %a.ptr, <16 x i1> %mask, <16 x float> zeroinitializer) %mul= call <16 x float> @llvm.masked.fmul (<16 x float> %a, %b, <16 x i1> %mask, <16 x float> %old_mul) call void **@llvm.masked.store**(<16 x float> %mul, <16 x float>* %a.ptr, <16 x i1> %**mask**)

Vectorization of Peeled Loops

```
float A[N], B[N], C[N];
  for (i=0; i < N; ++i) {
    C[i] = A[i] + B[i];
i = 0;
V = N - (N \% VF); // VF is # of elements in vector
// Vector part
for (; i < V; i += VF) {
  // vectorized!
  C[i:i+VF-1:1] = A[i:i+VF-1:1] + B[i:i+VF-1:1];
// Peeled part
// Not vectorized!
```

// Vectorized VMOVUPS ZMM1, ZERO VEC VADDPD ZMM1, ZMM1, A[0] // 0..7

VADDPD ZMM1, ZMM1, B[0] VMOVUPS C[0], ZMM1

// Peeled part

// Clone of loop body but with masks

KMOVW K1, MASK // Here, MASK is N % VF VMOVUPS ZMM1, ZERO VEC

VADDPD ZMM1 **{k1}**, ZMM1, A[32] // 32..36

VADDPD ZMM1 **{k1}**, ZMM1, B[32]

VMOVUPS C[32] **{k1}**, ZMM1

More samples

for (; i < N; ++i) C[i] = A[i] + B[i];



Elena Demikhovsky's Intel® AVX-512 **Architecture** review poster @ 2013 LLVM DevMtg



Kirill Yukhin's Intel® Advanced Vector Extensions 2015/16 **Support in GNU Compiler** Collection @ GNU Tools Cauldron 2014

Legal Disclaimer



*Other names and brands may be claimed as the property of others

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that products. Copyright © 2014, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries. Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.