

# C Concurrency: Still Tricky

Francesco Zappa Nardelli

*Inria, France*

Based on work done with

***Morisset, Pawan, Vafeiadis, Balabonsky, Chakraborty***

*MPI-SWS and Inria*

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```



## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

Thread 1 returns without modifying b

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

Thread 1 returns without modifying b

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

Thread 2 is not affected by Thread 1 and vice-versa



## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

Thread 1 returns without modifying b

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

Thread 2 is not affected by Thread 1 and vice-versa

I expect this program to print 42

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```



...sometimes we get 0 on the screen

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```



gcc 4.7 -O2



```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

```
movl    a(%rip), %eax    # load a into eax  
movl    b(%rip), %ebx    # load b into ebx  
testl   %eax, %eax      # if a==1  
jne     .L2              #   jump to .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)    # store ebx into b  
xorl    %eax, %eax      # store 0 into eax  
ret                                           # return
```

gcc 4.7 -O2



```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

The outer loop can be (and is) optimised away

```
movl    a(%rip), %eax    # load a into eax  
movl    b(%rip), %ebx    # load b into ebx  
testl   %eax, %eax      # if a==1  
jne     .L2              # jump to .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)    # store ebx into b  
xorl    %eax, %eax      # store 0 into eax  
ret                                           # return
```

gcc 4.7 -O2



```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

```
movl  a(%rip), %eax    # load a into eax  
movl  b(%rip), %ebx    # load b into ebx  
testl %eax, %eax      # if a==1  
jne   .L2              # jump to .L2  
movl  $0, b(%rip)  
ret  
.L2:  
movl  %ebx, b(%rip)   # store ebx into b  
xorl  %eax, %eax      # store 0 into eax  
ret                    # return
```

gcc 4.7 -O2



```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

```
movl    a(%rip), %eax    # load a into eax  
movl    b(%rip), %ebx    # load b into ebx  
testl   %eax, %eax      # if a==1  
jne     .L2              #   jump to .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)    # store ebx into b  
xorl    %eax, %eax      # store 0 into eax  
ret                                           # return
```

gcc 4.7 -O2



```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

```
movl    a(%rip), %eax    # load a into eax  
movl    b(%rip), %ebx    # load b into ebx  
testl   %eax, %eax      # if a==1  
jne     .L2              # jump to .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)   # store ebx into b  
xorl    %eax, %eax      # store 0 into eax  
ret                                           # return
```



gcc 4.7 -O2



```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

```
movl    a(%rip), %eax    # load a into eax  
movl    b(%rip), %ebx    # load b into ebx  
testl  %eax, %eax       # if a==1  
jne     .L2              #   jump to .L2  
movl    $0, b(%rip)  
ret
```

.L2:

```
movl    %ebx, b(%rip)    # store ebx into b  
xorl    %eax, %eax       # store 0 into eax  
ret
```

gcc 4.7 -O2




```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

```
movl    a(%rip), %eax    # load a into eax  
movl    b(%rip), %ebx    # load b into ebx  
testl   %eax, %eax      # if a==1  
jne     .L2              #   jump to .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)    # store ebx into b  
xorl    %eax, %eax      # store 0 into eax  
ret     # return
```

*The compiled code saves and restores b*

*Correct result in a sequential setting*



```
movl  a(%rip), %eax    # load a into eax
movl  b(%rip), %ebx    # load b into ebx
testl %eax, %eax      # if a==1
jne   .L2              #   jump to .L2
movl  $0, b(%rip)
ret
.L2:
movl  %ebx, b(%rip)    # store ebx into b
xorl  %eax, %eax      # store 0 into eax
ret                    # return
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
movl    a(%rip),%eax  
movl    b(%rip),%ebx  
testl   %eax, %eax  
jne     .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)  
xorl    %eax, %eax  
ret
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
movl a(%rip),%eax  
movl b(%rip),%ebx  
testl %eax, %eax  
jne .L2  
movl $0, b(%rip)  
ret  
.L2:  
movl %ebx, b(%rip)  
xorl %eax, %eax  
ret
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

- Read a (1) into eax



## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
movl    a(%rip),%eax  
movl    b(%rip),%ebx  
testl   %eax, %eax  
jne     .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)  
xorl    %eax, %eax  
ret
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

- Read **a** (1) into **eax**
- Read **b** (0) into **ebx**

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
movl    a(%rip),%eax  
movl    b(%rip),%ebx  
testl   %eax, %eax  
jne     .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)  
xorl    %eax, %eax  
ret
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

- Read **a** (1) into **eax**
- Read **b** (0) into **ebx**
- Store 42 into **b**

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
movl    a(%rip),%eax  
movl    b(%rip),%ebx  
testl   %eax, %eax  
jne     .L2  
movl    $0, b(%rip)  
ret
```

.L2:

```
movl    %ebx, b(%rip)  
xorl    %eax, %eax  
ret
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

- Read **a** (1) into **eax**
- Read **b** (0) into **ebx**
- Store 42 into **b**
- Store **ebx** (0) into **b**

## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
movl    a(%rip),%eax  
movl    b(%rip),%ebx  
testl   %eax, %eax  
jne     .L2  
movl    $0, b(%rip)  
ret  
.L2:  
movl    %ebx, b(%rip)  
xorl   %eax, %eax  
ret
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

- Read **a** (1) into **eax**
- Read **b** (0) into **ebx**
- Store 42 into **b**
- Store **ebx** (0) into **b**
- Print **b**: 0 is printed



ORIGINAL  
NEVER





**C can't be so nasty!  
Must be a subtle compiler bug.**

ORIGINAL  
NEVER



Of course C allows this.  
No news here.

C can't be so nasty!  
Must be a subtle compiler bug.

ORIGINAL  
NEVER

# What is C?



K&R

ANSI C

C99

C11

DeFacto C: whatever  
C compilers implement  
C programmers rely on



# What is C?

THE



K&R

ANSI C


Coo

1980 - ... : widespread use of threads, no spec, poor understanding of constraints

2005 onwards: proposals by Boehm, Adve, C++0x concurrency subgroup

2009-2011: Batty et al., draft standard  $\Rightarrow$  math  $\Rightarrow$  fixes  $\Rightarrow$  **C/C++11 standard**





*Why is it so hard?*



# Constant propagation

---

A simple, and *innocuous*, optimisation:

Source code

```
x = 14
y = 7 - x / 2
```



Optimised code

```
x = 14
y = 7 - 14 / 2
```



```
x = 14
y = 0
```

# Shared memory concurrency

---

Shared memory

`x = y = 0`

Thread 1

```
x = 1
if (y == 1)
    print x
```

```
if (x == 1) {
    x = 0
    y = 1 }
```

Thread 2

# Shared memory concurrency

---

Shared memory

`x = y = 0`

Thread 1

```
x = 1
if (y == 1)
    print x
```



```
if (x == 1) {
    x = 0
    y = 1 }
```

Thread 2

Intuitively this program always prints 0

# Shared memory concurrency

---

But if the compiler propagates the *constant*  $x = 1$ ...

$x = y = 0$

Thread 1

```
x = 1
if (y == 1)
    print x
```

# Shared memory concurrency

---

But if the compiler propagates the *constant*  $x = 1$ ...

$x = y = 0$

Thread 1

```
x = 1
if (y == 1)
print x
print 1
```



```
if (x == 1) {
x = 0
y = 1 }
```

Thread 2

...the program always writes 1 rather than 0.

# This talk

0. *Concurrency and optimisations, not so simple*
1. The layman semantics
2. Escape lanes for the expert programmer
3. Compiler testing via a theory of sound optimisations
4. Escape lanes are a Pandora's box
5. The way forward...



A wide-angle photograph of a massive marathon race taking place on a tree-lined Parisian boulevard. The Arc de Triomphe is visible in the background, and a dense crowd of runners in various colored athletic gear fills the street. A red banner with the 'Vittel' logo is visible in the middle of the race.

# The layman solution *forbid data-races*



# Standard way out: prohibit data races

Two memory accesses **conflict** if they

- access the same memory location, e.g. variable
- at least one access is a store

A program has a **data race** if two data accesses

- conflict, and
- can occur simultaneously in a sequentially consistent execution.

A program **data-race-free** (on a particular input) if no sequentially consistent execution results in a data race.

# ADA 83

[ANSI-STD-1815A-1983, 9.11] For the actions performed by a program that uses shared variables, the following assumptions can always be made:

- If between two synchronization points in a task, this task reads a shared variable whose type is a scalar or access type, then the variable is not updated by any other task at any time between these two points.
- If between two synchronization points in a task, this task updates a shared variable whose task type is a scalar or access type, then the variable is neither read nor updated by any other task at any time between these two points.

The execution of the program is erroneous if any of these assumptions is violated.

**Data-races are errors**

# Posix Threads Specification

[IEEE 1003.1-2008, Base Definitions 4.11] Applications shall ensure that access to any memory location by more than one thread of control (threads or processes) is restricted such that no thread of control can read or modify a memory location while another thread of control may be modifying it.

**Data-races are errors**

# C++2011 / C11

[C++ 2011 FDIS (WG21/N3290) 1.10p21] The execution of a program contains a *data race* if it contains two conflicting actions in different threads, at least one of which is not atomic, and neither happens before the other. Any such data race results in undefined behavior.

**Data-races are errors**

# C++2011 / C11

[C++ 2011 FDIS (WG21/N3290) 1.10p21] The execution of a program contains a *data race* if it contains two conflicting actions in different threads, at least one of which is not atomic, and neither happens before the other. Any such data race results in undefined behavior.

How to use C/C++ to implement  
low-level system code?

**Data-races are errors**



*Escape lanes  
for expert programmers*

A black and white photograph of a road. In the foreground, the words "ESCAPE LANE" are painted in large, white, block letters on the asphalt. The road curves to the right in the background. A car is visible on the road in the distance. There are some trees and a utility pole on the right side of the road. The overall scene is a rural or semi-rural road.

ESCAPE  
LANE

# Low-level atomics in C11/C++11

```
std::atomic<int> flag0(0), flag1(0), turn(0);
```

```
void lock(unsigned index) {  
    if (0 == index) {  
        flag0.store(1, std::memory_order_relaxed);  
        turn.exchange(1, std::memory_order_acq_rel);  
  
        while (flag1.load(std::memory_order_acquire)  
            && 1 == turn.load(std::memory_order_relaxed))  
            std::this_thread::yield();  
    } else {  
        flag1.store(1, std::memory_order_relaxed);  
        turn.exchange(0, std::memory_order_acq_rel);  
  
        while (flag0.load(std::memory_order_acquire)  
            && 0 == turn.load(std::memory_order_relaxed))  
            std::this_thread::yield();  
    }  
}
```

```
void unlock(unsigned index) {  
    if (0 == index) {  
        flag0.store(0, std::memory_order_release);  
    } else {  
        flag1.store(0, std::memory_order_release);  
    }  
}
```

**Atomic variable declaration**

**New syntax  
for memory accesses**

**Qualifier**



# The qualifiers

---

MO\_SEQ\_CST

MO\_RELEASE / MO\_ACQUIRE

MO\_RELEASE / MO\_CONSUME

MO\_RELAXED

LESS RELAXED



MORE RELAXED

# The qualifiers

---

MO\_SEQ\_CST

MO\_RELEASE / MO\_ACQUIRE

MO\_RELEASE / MO\_CONSUME

MO\_RELAXED

LESS RELAXED

Sequential consistent accesses



MORE RELAXED

# The qualifiers

---

LESS RELAXED

MO\_SEQ\_CST

Sequential consistent accesses

MO\_RELEASE

Efficient implementation of message passing

MO\_RELEASE / MO\_CONSUME

MO\_RELAXED

MORE RELAXED

# The qualifiers

---

LESS RELAXED

MO\_SEQ\_CST

Sequential consistent accesses

MO\_RELEASE

Efficient implementation of message passing

M

Efficient implementation of message passing on ARM/Power

MO\_RELAXED

MORE RELAXED

# The qualifiers

---

LESS RELAXED

MO\_SEQ\_CST

Sequential consistent accesses

MO\_RELEASE

Efficient implementation of message passing

M

Efficient implementation of message passing on ARM/Power

MO\_RELAX

No synchronisation; direct access to hardware

MORE RELAXED

# Memory access synchronisation

---

`x = y = 0`

Thread 1

`y = 1`

`x.store(1,MO_RELEASE)`

Thread 2

`if (x.load(MO_ACQUIRE) == 1)`

`r2 = y`

# Memory access synchronisation


`x = y = 0`

Thread 1

Thread 2

`y = 1`  
↓  
`x.store(1, MO_RELEASE)`

`if (x.load(MO_ACQUIRE) == 1)`  
↓  
`r2 = y`



Non-atomic loads must return the *most recent write* in the happens-before order (unique in a DRF program)

# Understanding MO\_RELAXED

---

`x = y = 0`

Thread 1

```
    y = 1  
x.store(1, MO_RELAXED)
```

Thread 2

```
if (x.load(MO_RELAXED) == 1)  
    r2 = y
```




# Understanding MO\_RELAXED

---

$x = y = 0$

Thread 1

Thread 2



**DATA RACE**

Two conflicting accesses not related by happens-before

# Understanding MO\_RELAXED

---

$x = y = 0$

Thread 1

```
y.store(1,MO_RELAXED)
x.store(1,MO_RELAXED)
```

Thread 2

```
if (x.load(MO_RELAXED) == 1)
    r2 = y.load(MO_RELAXED)
```

**WELL DEFINED**

but  $r2 = 0$  is possible

## *Intuition*

the compiler (or hardware) can reorder independent accesses

---

$x = y = 0$

Thread 1

```
y.store(1,MO_RELAXED)
x.store(1,MO_RELAXED)
```

Thread 2

```
if (x.load(MO_RELAXED) == 1)
    r2 = y.load(MO_RELAXED)
```

**WELL DEFINED**

but  $r2 = 0$  is possible

## *Intuition*

the compiler (or hardware) can reorder independent accesses

$x = y = 0$

Thread 1

```
y.store(1,MO_RELAXED)
x.store(1,MO_RELAXED)
```

Thread 2

```
if (x.load(MO_RELAXED) == 1)
    r2 = y.load(MO_RELAXED)
```

Allow a RELAXED load to see any store that:

- does not happens-after it
- is not hidden by an intervening store hb-ordered between them







## Shared memory

```
int a = 1;  
int b = 0;
```

### Thread 1

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```

### Thread 2

```
b = 42;  
printf("%d\n", b);
```

Thread 2 is not affected by Thread 1 and vice-versa

This program is data-race free

*This program must print 42*

## Shared memory

```
int a = 1;  
int b = 0;
```

This is a *compiler bug*

```
int s, b = 42,  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

Thread 2 is not affected by Thread 1 and vice-versa

This program is data-race free

*This program must print 42*

## Shared memory

```
int a = 1;  
int b = 0;
```

This is a *concurrency compiler bug*

```
int s, b = 42,  
for (s=0; s!=4; s++) {      printf("%d\n", b);  
    if (a==1)  
        return NULL;  
    for (b=0; b<=26; ++b)  
        ;  
}
```


Thread 2 is not affected by Thread 1 and vice-versa

This program is data-race free

*This program must print 42*

# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011



# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011

Random




Reported hundreds of bugs  
on various versions of gcc, clang and other compilers

clang -O0

clang -O3

gcc -O

...



# Compiler testing: state of the art

Yang, Chen, Eide, Regehr - PLDI 2011

**Random**



Reported hundreds of bugs

*Cannot catch  
concurrency compiler bugs*



**majority**

**vote**

**minority**





# Hunting concurrency compiler bugs?

---

*How to deal with non-determinism?*

How to generate non-racy interesting programs?

How to capture all the behaviours of concurrent programs?

A compiler can optimise away behaviours:

*how to test for correctness?*

*limit case: two compilers generate correct code with disjoint final states*

# Idea

---

C/C++ compilers support separate compilation  
Functions can be called in arbitrary non-racy concurrent contexts



C/C++ compilers can only apply transformations sound  
with respect to an arbitrary non-racy concurrent context

Hunt concurrency compiler bugs

=

search for transformations of sequential code  
not sound in an arbitrary non-racy context

**Random  
Generator**



**SEQUENTIAL  
PROGRAM**

*optimising  
compiler  
under test*



**EXECUTABLE**



tracing

**MEMORY  
TRACE**

reference  
semantics



**REFERENCE  
MEMORY  
TRACE**



**Check: only transformations sound  
in any concurrent non-racy context**

# Soundness of compiler optimisations in the C11/C++11 memory model





# What is an optimisation?

---

Compiler Writer



Semanticist



# What is an optimisation?

---

## Compiler Writer



Sophisticated program analyses  
Fancy algorithms  
Source code or IR  
*Operations on AST*

## Semanticist





# What is an optimisation?

---

## Compiler Writer



Sophisticated program analyses  
Fancy algorithms  
Source code or IR  
*Operations on AST*

## Semanticist



```
for (int i=0; i<2; i++) {  
    z = i;  
    x[i] += y+1 ;  
}
```

# What is an optimisation?

---

## Compiler Writer



Sophisticated program analyses  
Fancy algorithms  
Source code or IR  
*Operations on AST*

## Semanticist



```
tmp = y+1 ;  
for (int i=0; i<2; i++) {  
    z = i;  
    x[i] += tmp ;  
}
```

# What is an optimisation?

---

## Compiler Writer



Sophisticated program analyses  
Fancy algorithms  
Source code or IR  
*Operations on AST*

## Semanticist



Elimination of run-time events  
Reordering of run-time events  
Introduction of run-time events  
*Operations on sets of events*

```
tmp = y+1 ;  
for (int i=0; i<2; i++) {  
    z = i;  
    x[i] += tmp ;  
}
```

# What is an optimisation?

## Compiler Writer



Sophisticated program analyses  
Fancy algorithms  
Source code or IR  
*Operations on AST*

```
tmp = y+1 ;  
for (int i=0; i<2; i++) {  
    z = i;  
    x[i] += tmp ;  
}
```

## Semanticist



Elimination of run-time events  
Reordering of run-time events  
Introduction of run-time events  
*Operations on sets of events*

```
Store z 0  
Load y 42  
Store x[0] 43  
Store z 1  
Load y 42  
Store x[1] 43
```

# What is an optimisation?

## Compiler Writer



Sophisticated program analyses  
Fancy algorithms  
Source code or IR  
*Operations on AST*

```
tmp = y+1 ;  
for (int i=0; i<2; i++) {  
    z = i;  
    x[i] += tmp ;  
}
```

## Semanticist




Elimination of run-time events  
Reordering of run-time events  
Introduction of run-time events  
*Operations on sets of events*

```
Load y 42  
Store z 0  
  
Store x[0] 43  
Store z 1  
  
Store x[1] 43
```

# Elimination of *overwritten writes*

---



Under which conditions is it correct to eliminate the first store?



A **same-thread release-acquire pair** is a pair of a release action followed by an acquire action in program order.

An action is a *release* if it is a possible source of a synchronisation


*unlock mutex, release or seq\_cst atomic write*

An action is an *acquire* if it is a possible target of a synchronisation

*lock mutex, acquire or seq\_cst atomic read*

# Elimination of *overwritten writes*

---



It is safe to eliminate the first store if there are:

1. no intervening accesses to **g**
2. no intervening same-thread release-acquire pair

# The soundness condition

---

## *Shared memory*

```
g = 0; atomic f1 = f2 = 0;
```

## *Thread 1*

```
g = 1;  
f1.store(1, RELEASE);  
while(f2.load(ACQUIRE) == 0);  
g = 2;
```

# The soundness condition

---

## *Shared memory*

```
g = 0; atomic f1 = f2 = 0;
```

### *Thread 1*

candidate overwritten write

```
g = 1;  
f1.store(1, RELEASE);  
while(f2.load(ACQUIRE) == 0);  
g = 2;
```

# The soundness condition

---

## Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;
```

```
f1.store(1, RELEASE);
```

```
while(f2.load(ACQUIRE) == 0);
```

```
g = 2;
```

candidate overwritten write



same-thread release-acquire pair



# The soundness condition

---

## *Shared memory*

```
g = 0; atomic f1 = f2 = 0;
```

### *Thread 1*

```
g = 1;  
f1.store(1, RELEASE);  
while(f2.load(ACQUIRE) == 0);  
g = 2;
```

### *Thread 2*

```
while(f1.load(ACQUIRE) == 0);  
printf("%d", g);  
f2.store(1, RELEASE);
```



# The soundness condition

---

## Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;  
f1.store(1, RELEASE);  
while(f2.load(ACQUIRE) == 0);  
g = 2;
```

### Thread 2

```
while(f1.load(ACQUIRE) == 0);  
printf("%d", g);  
f2.store(1, RELEASE);
```

Thread 2 is non-racy

# The soundness condition

---

## Shared memory


```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;  
f1.store(1, RELEASE);  
while(f2.load(ACQUIRE) == 0);  
g = 2;
```

### Thread 2

```
while(f1.load(ACQUIRE) == 0);  
printf("%d", g);  
f2.store(1, RELEASE);
```



Thread 2 is non-racy  
The program should only print **1**

# The soundness condition

---

*Shared memory*

`g = 0; atomic f1 = f2 = 0;`

*Thread 1*

`g = 1;`

`f1.store(1, RELEASE);`  
`while(f2.load(ACQUIRE) == 0);`  
`g = 2;`

*Thread 2*

`while(f1.load(ACQUIRE) == 0);`  
`printf("%d", g);`  
`f2.store(1, RELEASE);`

Thread 2 is non-racy

The program should only print **1**

If we perform overwritten write elimination it prints **0**

# The soundness condition

---

## Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;  
f1.store(1, RELEASE);  
while(f2.load(ACQUIRE) == 0);  
g = 2;
```

sync

### Thread 2

```
while(f1.load(ACQUIRE) == 0);  
printf("%d", g);  
f2.store(1, RELEASE);
```

# The soundness condition

---

## Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;  
f1.store(1, RELEASE);
```

```
g = 2;
```

sync



### Thread 2

```
while(f1.load(ACQUIRE) == 0);  
printf("%d", g);  
f2.store(1, RELEASE);
```

# The soundness condition

---

## Shared memory

```
g = 0; atomic f1 = f2 = 0;
```

### Thread 1

```
g = 1;  
f1.store(1, RELEASE);
```

```
g = 2;
```

### Thread 2

```
while(f1.load(ACQUIRE)==0);  
printf("%d", g);  
f2.store(1, RELEASE);
```

sync



data race




If only a release (or acquire) is present, then  
all discriminating contexts *are racy*.

It is sound to optimise the overwritten write.




# Eliminations: bestiary



Overwritten-Write    Write-after-Write    Read-after-Read    Read-after-Write    Write-after-Read

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).

# Also correctness statements for reorderings, merging, and introductions of events.



Overwritten-Write    Write-after-Write    Read-after-Read    Read-after-Write    Write-after-Read

Reads which are not used (via data or control dependencies) to decide a write or synchronisation event are also eliminable (*irrelevant reads*).

# From theory to the Cmmtest tool



**Random  
Generator**



**SEQUENTIAL  
PROGRAM**

*optimising  
compiler  
under test*



**EXECUTABLE**



tracing

**MEMORY  
TRACE**

reference  
semantics



**REFERENCE  
MEMORY  
TRACE**



**Check: only transformations sound  
in any concurrent non-racy context**

CSmith  
extended with locks  
and atomics

SEQUENTIAL  
PROGRAM

*optimising  
compiler  
under test*

reference  
semantics


EXECUTABLE

tracing

REFERENCE  
MEMORY  
TRACE

MEMORY  
TRACE

**Check: only transformations sound  
in any concurrent non-racy context**



**Check: only transformations sound in any concurrent non-racy context**



CSmith  
extended with locks  
and atomics

SEQUENTIAL  
PROGRAM

*optimising  
compiler  
under test*

*gcc/clang -O0*

EXECUTABLE

EXECUTABLE

*binary  
instrumentation*

REFERENCE  
MEMORY  
TRACE

binary  
instrumentation

MEMORY  
TRACE

**Check: only transformations sound  
in any concurrent non-racy context**

CSmith  
extended with locks  
and atomics

SEQUENTIAL  
PROGRAM

*optimising  
compiler  
under test*

*gcc/clang -O0*

EXECUTABLE

EXECUTABLE

*binary  
instrumentation*

REFERENCE  
MEMORY  
TRACE

binary  
instrumentation

MEMORY  
TRACE



OCaml tool

1. analyse the traces to detect eliminable actions
2. match reference and optimised traces

```
const unsigned int g3 = 0UL;
long long g4 = 0x1;
int g6 = 6L;
volatile unsigned int g5 = 1UL;

void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7))*(*l102));
}
```

Start with a randomly generated well-defined program

```
const unsigned int g3 = 0UL; void func_1(void){
long long g4 = 0x1;          int *l8 = &g6;
int g6 = 6L;                int l36 = 0x5E9D070FL;
volatile unsigned int g5 = 1UL; unsigned int l107 = 0xAA37C3ACL;
                                g4 &= g3;
                                g5++;
                                int *l102 = &l36;
                                for (g6 = 4; g6 < (-3); g6 += 1);
                                l102 = &g6;
                                *l102 = ((*l8) && (l107 << 7))*(*l102));
                                }
}
```


```
Init g3 0
Init g4 1
Init g5 1
Init g6 6
```

```
void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7))*(*l102));
}
```

```
Init g3 0
Init g4 1
Init g5 1
Init g6 6
```

```
void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7))*(*l102));
}
```

reference  
semantics



```
Load g4 1
Store g4 0
Load g5 1
Store g5 2
Store g6 4
Load g6 4
Load g6 4
Load g6 4
Store g6 1
Load g4 0
```

```
Init g3 0
Init g4 1
Init g5 1
Init g6 6
```

```
void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7))*(*l102));
}
```

reference  
semantics

gcc -O2 memory trace

```
Load g4 1
Store g4 0
Load g5 1
Store g5 2
Store g6 4
Load g6 4
Load g6 4
Load g6 4
Store g6 1
Load g4 0
```

```
Load g5 1
Store g4 0
Store g6 1
Store g5 2
Load g4 0
```



```

Init g3 0
Init g4 1
Init g5 1
Init g6 6

```

```

void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7))*(*l102));
}

```

reference semantics

gcc -O2 memory trace

```


RaW* Load g4 1
      Store g4 0
RaW* Load g5 1
      Store g5 2
OW* Store g6 4
RaW* Load g6 4
RaR* Load g6 4
RaR* Load g6 4
      Store g6 1
RaW* Load g4 0

```

```

Load g5 1
Store g4 0
Store g6 1
Store g5 2
Load g4 0

```



```

Init g3 0
Init g4 1
Init g5 1
Init g6 6

```

```

void func_1(void){
    int *l8 = &g6;
    int l36 = 0x5E9D070FL;
    unsigned int l107 = 0xAA37C3ACL;
    g4 &= g3;
    g5++;
    int *l102 = &l36;
    for (g6 = 4; g6 < (-3); g6 += 1);
    l102 = &g6;
    *l102 = ((*l8) && (l107 << 7))*(*l102));
}

```

reference semantics

gcc -O2 memory trace

```


RaW* Load g4 1
      Store g4 0
RaW* Load g5 1
      Store g5 2
OW* Store g6 4
RaW* Load g6 4
RaR* Load g6 4
RaR* Load g6 4
      Store g6 1
RaW* Load g4 0

```

```

Load g5 1
Store g4 0
Store g6 1
Store g5 2
Load g4 0

```



Init g3 0

```
void func_1(void){
    int *l8 = &g6;
```

Can match applying  
only correct eliminations and reorderings


```
*l102 = ((*l8) && (l107 << 7))*(*l102));
```

reference semantics

gcc -O2 memory trace

- ~~RaW\*~~ Load g4 1
- Store g4 0
- RaW\* Load g5 1
- Store g5 2
- ~~OW\*~~ Store g6 4
- ~~RaW\*~~ Load g6 4
- ~~RaR\*~~ Load g6 4
- ~~RaR\*~~ Load g6 4
- Store g6 1
- RaW\* Load g4 0

- Load g5 1
- Store g4 0
- Store g6 1
- Store g5 2
- Load g4 0



```
int a = 1;  
int b = 0;
```

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

If we focus on the miscompiled initial example...

```
int a = 1;  
int b = 0;
```

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

```
int a = 1;  
int b = 0;
```

```
int s;  
for (s=0; s!=4; s++) {  
    if (a==1)  
        return NULL;  
    for (b=0; b>=26; ++b)  
        ;  
}
```

reference  
semantics



Load a 1

```
int a = 1;
int b = 0;
```

```
int s;
for (s=0; s!=4; s++) {
    if (a==1)
        return NULL;
    for (b=0; b<=26; ++b)
        ;
}
```

reference  
semantics



Load a 1


gcc -O2 memory trace



Load a 1  
Load b 0  
Store b 0



Cannot match some events  $\longrightarrow$  detect compiler bug



# Applications



# 1. Testing C compilers (GCC, Clang, ICC)

---

Some concurrency compiler bugs found  
in the latest version of GCC.

Store introductions performed by loop invariant motion or  
if-conversion optimisations.

*Remark:* these bugs break the Posix thread model too.

All promptly fixed.

## 2. Checking compiler invariants

---

GCC internal invariant: never reorder with an atomic access


*Baked this invariant into the tool and found a counterexample...*

*...not a bug, but fixed anyway*

```
atomic_uint a;  
int32_t g1, g2;
```

```
int main (int, char *[]) {  
    a.load() & a.load ();  
    g2 = g1 != 0;  
}
```

```
ALoad  a  0  
ALoad  a  0  
Load   g1 0  
Store  g2 0
```



### 3. Detecting unexpected behaviours

---

```
uint16_t g
```

```
for (; g==0; g--);
```



```
uint16_t g
```

```
g=0;
```

*Correct or not?*

### 3. Detecting unexpected behaviours

---

```
uint16_t g          uint16_t g
for (; g==0; g--);  →  g=0;
```

If `g` is initialised with `0`, a load gets replaced by a store:

```
Load  g  0          )  ?  (  Store  g  0
```

The introduced store cannot be observed by a non-racy context.  
*Still, arguable if a compiler should do this or not.*

### 3. Detecting unexpected behaviours

---

```
uint16_t g          uint16_t g  
for (; g==0; g--);  →  g=0;
```

If `g` is initialised with `0`, a load gets replaced by a store:

```
Load  g  0          )  ?  (  Store  g  0
```

*False positives in Thread Sanitizer*



**The formalisation of the C11 memory model enables compiler testing... what else?**





# Proving the correctness of mappings for atomics

<https://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmappings.html>

C/C++11 Operation	ARM implementation
Load Relaxed:	ldr
Load Consume:	ldr + preserve dependencies until next kill_dependency <i>OR</i> ldr; teq; beq; isb <i>OR</i> ldr; dmb
Load Acquire:	ldr; teq; beq; isb <i>OR</i> ldr; dmb
Load Seq Cst:	ldr; dmb
Store Relaxed:	str
Store Release:	dmb; str
Store Seq Cst:	dmb; str; dmb
Cmpxchg Relaxed (32 bit):	_loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop
Cmpxchg Acquire (32 bit):	_loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; isb
Cmpxchg Release (32 bit):	dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop;
Cmpxchg AcqRel (32 bit):	dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; isb
Cmpxchg SeqCst (32 bit):	dmb; _loop: ldrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0; bne _loop; dmb
Acquire Fence:	dmb
Release Fence:	dmb
AcqRel Fence:	dmb
SeqCst Fence:	dmb

# Inform new optimisations

e.g. the work by Robin Morisset on the Arm LLVM backend

```
while (flag.load(acquire))  
{  
}
```

```
.loop  
ldr r0, [r1]  
dmb ish  
bnz .loop
```

```
.loop  
ldr r0, [r1]  
bnz .loop  
dmb ish
```





# Inform new optimisations

e.g. the work by Robin Morisset on the Arm LLVM backend

```
while (flag.load(acquire))  
{
```

```
.loop  
ldr r0, [r1]  
dmb ish  
bnz .loop
```

```
.loop  
ldr r0, [r1]  
bnz .loop  
dmb ish
```





Not all of C/C++11 is good



# A second look at qualifiers

---

MO\_SEQ\_CST

MO\_RELEASE / MO\_ACQUIRE

MO\_RELEASE / MO\_CONSUME

MO\_RELAXED

LESS RELAXED



MORE RELAXED

# A second look at qualifiers

---

MO\_SEQ\_CST

MO\_RELEASE / MO\_ACQUIRE

MO\_RELEASE / MO\_CONSUME

MO\_RELAXED



LESS RELAXED

REASONABLE

MORE RELAXED



# A second look at qualifiers

---

MO\_SEQ\_CST

MO\_RELEASE / MO\_ACQUIRE

MO\_RELEASE / MO\_CONSUME

MO\_RELAXED

LESS RELAXED

REASONABLE

HARD TO IMPLEMENT

MORE RELAXED





# A second look at qualifiers

---

MO\_SEQ\_CST

MO\_RELEASE / MO\_ACQUIRE

MO\_RELEASE / MO\_CONSUME

MO\_RELAXED

LESS RELAXED

REASONABLE

HARD TO IMPLEMENT

*SEMANTICS TOO WEAK*

MORE RELAXED

A photograph of a sunset or sunrise over a body of water. The sky is a mix of blue and orange, with wispy clouds. The water is dark blue. A white horizontal band runs across the middle of the image, containing the text "Out of thin air reads" in a black, italicized serif font.

*Out of thin air reads*

## *Shorthand*

from now on, all the memory accesses are  
atomic with `MO_RELAXED` semantics

# Relaxed atomics

---

Thread 1

`r1 = x`

`y = r1`

`x = y = 0`

|

Thread 2

`r2 = y`

`x = 42`

# Relaxed atomics

Thread 1

$r1 = x$   
 $y = r1$


$x = y = 0$



Thread 2

$r2 = y$   
 $x = 42$

$r1 = r2 = 42$   
is a valid execution.



# Out-of-thin-air reads

---

Thread 1

```
r1 = x  
y = r1
```

$x = y = 0$

|

Thread 2

```
r2 = y  
x = r2
```

# Out-of-thin-air reads

Thread 1

```
r1 = x
y = r1
```


$x = y = 0$

Thread 2

```
r2 = y
x = r2
```

$r1 = r2 = 42$

is also an allowed execution





the value 42 appears *out-of-thin-air*

Thread 1

`r1 = x`  
`y = r1`


`x = y = 0`

Thread 2

`r2 = y`  
`x = r2`

`r1 = r2 = 42`

is also an allowed execution




# Speculation can justify out-of-thin-air reads

---

If the compiler states that  $x$  is likely to hold 42...

```
y := 42
r1 := x
if (r1 != 42) y := r1;
print r1
```




initially $x = y = 0$	
<del>r1 := x</del>	r2 := y
<del>y := r1</del>	x := r2
<del>print r1</del>	print r2

# Speculation can justify out-of-thin-air reads

---

If the compiler states that  $x$  is likely to hold 42...

```
y := 42
r1 := x
if (r1 != 42) y := r1;
print r1
```



initially $x = y = 0$	
<del>r1 := x</del>	r2 := y
<del>y := r1</del>	x := r2
<del>print r1</del>	print r2

*It does not happen in practice...*

*(a big thank you to compiler and hardware developers)*

*...but allowed by the standard*






# Consequences of out-of-thin-air reads




```
struct foo {  
    atomic<struct foo *> next;  
}  
struct foo *a;
```




Thread 1

```
r1 = a->next  
r1->next = a
```




```
struct foo {  
    atomic<struct foo *> next;  
}  
struct foo *a;
```




Thread 1

```
r1 = a->next  
r1->next = a
```



```
struct foo {  
    atomic<struct foo *> next;  
}  
struct foo *a, *b;
```



Thread 1


```
r1 = a->next  
r1->next = a
```

Thread 2

```
r2 = b->next  
r2->next = b
```



```
struct foo {
    atomic<struct foo *> next;
}
struct foo *a, *b;
```



Thread 1


```
r1 = a->next
r1->next = a
```

Thread 2

```
r2 = b->next
r2->next = b
```

If **a** and **b** initially reference disjoint data-structures  
we expect **a** and **b** to remain disjoint

```
struct foo {
    atomic<struct foo *> next;
}
struct foo *a, *b;
```




Thread 1

Thread 2

```
r1 = a->next
r1->next = a
```

```
r2 = b->next
r2->next = b
```




If the compiler speculates  $r1=b$  and  $r2=a$ , then  
the store  $r1 \rightarrow next = a$  justifies  $r2 = b \rightarrow next$  assigning  $r2 = a$   
(and symmetrically to justify  $r1 = b$ )

Thread 1

```
r1 = a->next  
r1->next = a
```

Thread 2

```
r2 = b->next  
r2->next = b
```




If the compiler speculates  $r1=b$  and  $r2=a$ , then  
the store  $r1 \rightarrow next = a$  justifies  $r2 = b \rightarrow next$  assigning  $r2 = a$   
(and symmetrically to justify  $r1 = b$ )

Thread 1

```
r1 = a->next  
r1->next = a
```


Thread 2

```
r2 = b->next  
r2->next = b
```



If the compiler speculates  $r1=b$  and  $r2=a$ , then  
the store  $r1 \rightarrow \text{next} = a$  justifies  $r2 = b \rightarrow \text{next}$  assigning  $r2 = a$   
(and symmetrically to justify  $r1 = b$ )

## Break our basic intuitions about memory and sharing!



```
x = y = a = 0
```

```
if (x.load(rlx)==42) | if (y.load(rlx)==42) | a = 1  
    y.write(42,rlx) |     if (a==1) |  
                        |     x.write(42,rlx) |
```

`x = y = a = 0`

```
if (x.load(rlx)==42) | if (y.load(rlx)==42) | a = 1
  y.write(42,rlx)   |   if (a==1)
                    |     x.write(42,rlx)
```

## Remark 1

*This code is not racy!*

There is no consistent execution in which the read of `a` occurs.



$x = y = a = 0$

<pre>if (x.load(rlx)==42)   y.write(42,rlx)</pre>		<pre>if (y.load(rlx)==42)   if (a==1)     x.write(42,rlx)</pre>		<pre>a = 1</pre>
---	--	---	--	------------------

Remark 2

$a = 1 \wedge x = y = 0$

is the only possible final state

`x = y = a = 0`

<code>if (x.load(rlx)==42)</code>		<code>if (y.load(rlx)==42)</code>		<code>a = 1</code>
<code>  y.write(42,rlx)</code>		<code>  if (a==1)</code>		
		<code>    x.write(42,rlx)</code>		

**Consider sequentialisation:**

**`C || D  $\implies$  C ; D`**

**(ought to be correct)**

x = y = a = 0

```
if (x.load(rlx)==42)
    y.write(42,rlx)
```

```
if (y.load(rlx)==42)
    if (a==1)
        x.write(42,rlx)
a = 1
```



```
if (x.load(rlx)==42)
    y.write(42,rlx)
```

```
a = 1
if (y.load(rlx)==42)
    if (a==1)
        x.write(42,rlx)
```

```
x = y = a = 0
```


```
if (x.load(rlx)==42)  
    y.write(42,rlx)
```

```
    a = 1  
    if (y.load(rlx)==42)  
        if (a==1)  
            x.write(42,rlx)
```

`x = y = a = 0`

```
if (x.load(rlx)==42)  
    y.write(42,rlx)
```

```
    a = 1  
    if (y.load(rlx)==42)  
        if (a==1)  
            x.write(42,rlx)
```



`a = 1`

`x = y = 42`


is also possible

```
x = y = a = 0
```

```
if (x.load(rlx)==42) | a = 1  
    y.write(42,rlx) | if (y.load(rlx)==42)  
                    |     if (a==1)  
                    |         x.write(42,rlx)
```

# Break common source-to-source (or LLVM IR - to - LLVM IR) compiler optimisations

including *expression linearisation* and *roach-motel reorderings*



*We still lack a really satisfactory proposal for the semantics of a general-purpose shared-memory concurrent programming language.*






# The way forward





Understand the effects of  
what compilers implement  
and programmers rely on

*Build on that...*





# Beyond concurrency

Can one do  $<$  comparison or pointer arithmetic between pointers to separately allocated objects?

Routinely done in Linux kernel

Forbidden by ISO standard



# tinyurl.com/csurvey2



A web survey of 15 questions to investigate what C is in current practice: what behaviour is implemented by mainstream compilers and relied on by systems programmers





# tinyurl.com/csurvey2



*Eventual outcome:* clear descriptions of what people can rely on and what compilers *in practice* should implement, what alias analysis and optimisation passes should (and should not) be allowed to do, etc.



[tinyurl.com/csurvey2](http://tinyurl.com/csurvey2)



Thank you.  
Questions?

