

# Dealing with Register Hierarchies

Matthias Braun (MatzeB) / LLVM Developers' Meeting 2016



FP Register





#### Register Allocation

- Rewrite program with unlimited number of virtual registers to use actual registers
- Techniques: Interference Checks, Assignment, Spilling, Splitting, Rematerialization

```
%0 = const 5
%1 = const 7
%2 = add %0, %1
return %2
```



```
r0 = const 5
r1 = const 7
r0 = add r0, r1
return r0
```


#### Register Allocation for GPUs

- Hundreds of registers available, but using fewer increases parallelism
- · Mix of Scalar (single value) and Vector (multiple values) operations
- Load/Store instructions work on multiple registers (high latency, high throughput)

```
r[0:3] = load_x4 # Load r0, r1, r2, r3
r4 = add r0, 1
r5 = add r1, 2
r6 = add r2, 3
r7 = add r3, 4
store_x4 r[4:7] # Store r4, r5, r6, r7
```


#### Liveness Tracking

- Linearize program
- Number instructions consecutively (SlotIndexes)



#### Liveness Tracking

- Linearize program
- Number instructions consecutively (SlotIndexes)



SlotIdx

#### Liveness Tracking

- Linearize program
- Number instructions consecutively (SlotIndexes)
- Liveness as sorted list of intervals (segments)

```
...
%1: [4:6)[8:9)[9:10)
...
```

```
SlotIdx
2 jeg b2
3 b1:
    = const 5
 jmp b3
6 b2:
10.2\% = add %1, 1
```

# Modeling Register Hierarchies

```
r[0:3] = load_x4
r4 = add r0, 1
r5 = add r1, 2
r6 = add r2, 3
r7 = add r3, 4
store_x4 r[4:7]
```

```
%0,%1,%2,%3 = load_x4
%4 = add %0, 1
%5 = add %1, 2
%6 = add %2, 3
%7 = add %3, 4
store_x4 %4,%5,%6,%7
```

```
%0,%1,%2,%3 = load_x4
%4 = add %0, 1
%5 = add %1, 2
%6 = add %2, 3
%7 = add %3, 4
store_x4 %4,%5,%6,%7
```

X No relation between virtual registers but need to be consecutive

```
%0 = load_x4
%1.sub0 = add %0.sub0, 1
%1.sub1 = add %0.sub1, 2
%1.sub2 = add %0.sub2, 3
%1.sub3 = add %0.sub3, 4
store_x4 %1
```

- Register class contains tuples
- · Allocator picks a single (tuple) register
- Parts called subregisters or lanes

%0 = load x4

store\_x4 %1

%1.sub0 = add %0.sub0, 1

%1.sub1 = add %0.sub1, 2

%1.sub2 = add %0.sub2, 3

%1.sub3 = add %0.sub3, 4

Select parts with subregister index (\*\* xxx\* Syntax)


```
r0,r1,r2,r3
r1,r2,r3,r4 r2,r3,r4,r5
r3,r4,r5,r6 r4,r5,r6,r7
r5,r6,r7,r8 r6,r7,r8,r9
```

4 Tuple Class

#### Construction

 reg\_sequence defines multiple subregisters (for SSA) (there is also insert\_subreg, extract\_subreg)


```
%0 = load
%1 = const 42
%2 = reg_sequence %0, sub1, %1, sub0
store_x2 %2
```




#### Construction

- reg\_sequence defines multiple subregisters (for SSA) (there is also insert\_subreg, extract\_subreg)
- TwoAddressInstruction pass translates to copy sequence

```
%0 = load
%1 = const 42
%2 = reg_sequence %0, sub1, %1, sub0
store_x2 %2
```



```
%0 = load
%1 = const 42
%2.sub0<undef> = copy %0
%2.sub1 = copy %1
store_x2 %2
```




#### Construction


- reg\_sequence defines multiple subregisters (for SSA) (there is also insert\_subreg, extract\_subreg)
- TwoAddressInstruction pass translates to copy sequence

RegisterCoalescing pass eliminates copies

```
%0 = load
%1 = const 42
%2 = reg_sequence %0, sub1, %1, sub0
store_x2 %2
```




```
%0 = load
%1 = const 42
%2.sub0<undef> = copy %0
%2.sub1 = copy %1
store_x2 %2
```



```
%2.sub0<undef> = load
%2.sub1 = const 42
store_x2 %2
```

# Improving Register Allocation

# Subregister Liveness



# Subregister Liveness

```
%0 = load_x4
%1.sub0 = add %0.sub0, 1
%1.sub1 = add %0.sub1, 2
%1.sub2 = add %0.sub2, 3
%1.sub3 = add %0.sub3, 4
store_x4 %1
```

### Subregister Liveness

```
sub0 sub1 sub2 sub3
%0 = load_x4
%1.sub0 = add %0.sub0, 1
%1.sub1 = add %0.sub1, 2
%1.sub2 = add %0.sub2, 3
%1.sub3 = add %0.sub3, 4
store_x4 %1
```

%1

%0

Can allocate v0 and v1 to the same register tuple

- · Lane Mask: 1 bit per subregister
- Annotate subregister liveness parts with lane mask
- Start with whole virtual register; Split and refine as necessary

- · Lane Mask: 1 bit per subregister
- Annotate subregister liveness parts with lane mask
- Start with whole virtual register; Split and refine as necessary

```
%0 = load_x4
store_x4 %0
%1 = load_x4
%1.sub0 = const 13
%1.sub3 = const 42
store_x4 %1
```

#### Lane Masks:

sub0: 0b0001
sub1: 0b0010
sub2: 0b0100
sub1\_sub2: 0b0110
sub3: 0b1000

all: 0b1111

- · Lane Mask: 1 bit per subregister
- Annotate subregister liveness parts with lane mask
- Start with whole virtual register; Split and refine as necessary

```
%0 = load_x4
store_x4 %0
%1 = load_x4
%1.sub0 = const 13
%1.sub3 = const 42
store_x4 %1
```

```
%0
1111
T
```

```
Lane Masks:
    sub0: 0b0001
    sub1: 0b0010
    sub2: 0b0100
    sub1_sub2: 0b0110
    sub3: 0b1000
    all: 0b1111
```

- · Lane Mask: 1 bit per subregister
- Annotate subregister liveness parts with lane mask
- · Start with whole virtual register; Split and refine as necessary

```
Lane Mask:

%0
Lane Mask:

1111

%0 = load_x4

store_x4 %0

%1 = load_x4

%1.sub0 = const 13


%1.sub3 = const 42

store_x4 %1
```


```
%1
0001 0101 1000
T T T
```

Lane Masks:
 sub0: 0b0001
 sub1: 0b0010
 sub2: 0b0100
 sub1\_sub2: 0b0110
 sub3: 0b1000
 all: 0b1111


· Default: Assign in program order




· Default: Assign in program order




· Default: Assign in program order



- Default: Assign in program order
- Wide pieces may not fit in holes left by small ones




- Default: Assign in program order
- Wide pieces may not fit in holes left by small ones




To Assign


- Default: Assign in program order
- Wide pieces may not fit in holes left by small ones



- Default: Assign in program order
- Wide pieces may not fit in holes left by small ones
- Tweak: Prioritize bigger classes




- Default: Assign in program order
- Wide pieces may not fit in holes left by small ones
- Tweak: Prioritize bigger classes



To Assign


- Default: Assign in program order
- Wide pieces may not fit in holes left by small ones
- Tweak: Prioritize bigger classes



To Assign


#### Interference Checks: Register Units

- Tuples multiply number of registers
- Interference check of single register in target with 1-10 tuples:
   45 aliases!



#### Interference Checks: Register Units

- Each register mapped to one or more units:
  - Registers alias iff they share a unit
- Liveness/Interference checks of actual registers uses register units



# Usage, Results, Future Work

#### Use in LLVM

- Declare Subregister Indexes + Subregisters in XXXRegisterInfo.td
- TableGen computes register units and combined subregister indexes/classes
- Enable fine grained liveness tracking by overriding TargetSubtargetInfo::enableSubRegLiveness()
- · AllocationPriority part of register class specification

### Results: Apple GPU Compiler

- Compared various benchmarks and captured application shaders
- Average 20% reduction in register usage (-6% up to 50%)!
- Speedup 2-3% (-4% up to 70%)

#### Results: AMDGPU Target

#### radeonsi LLVM Performance Improvements

Posted on January 1, 2015

I just pushed up a new branch to my LLVM repo that enables two important LLVM codegen features (machine scheduling and subreg livenes) for SI+ targets, which should improve performance of the radeonsi driver.

The biggest improvement that I'm seeing with this branch is the luxmark luxball OpenCL demo which is about 60% faster on my Bonaire. Other tests I've done show 10% – 25% improvements in performance. I haven't done much OpenGL benchmarking, but I expect these changes will have much bigger impact on the OpenCL benchmarks, so OpenGL improvements may be in the lower end of that range. I still need more benchmark results to know for sure.

#### Results: AMDGPU Target

#### radeonsi LLVM Performance **Improvements**

Posted on January 1, 2015

I just pushed up a new branch to my LLVM repo that

enables two important LLVM

codegen features (machine scheduling and subreg livenes) for SI+ targets, which should

#### about 60% faster on my Bonaire. Other tests I've done show 10% – 25%

improvements in performance. I haven't done much OpenGL benchmarking, but I expect these changes will have much bigger impact on the OpenCL benchmarks, so OpenGL improvements may be in the lower end of that range. I still need more benchmark results to know for sure.

#### Future Work


- Support partially dead/undef operands
- Early splitting and rematerialization (before register limit)
- Partial registers spilling
- Consider partial liveness in register pressure tracking
- Missed optimizations (no obvious use/def relation for lanes)

#### Thank You for Your Attention!

# Backup Slides

#### Register Hierarchies

CPU registers can overlap. Partial register accessible by subregister.
 Also called lanes (Vector Regs)



```
movw 0xABCD, %ax # Put 16bits into %ax
movb %al, x # Uses lower 8 bits: 0xCD
movb %ah, y # Uses upper 8 bits: 0xAB
```



ARM FP Register

# Register Allocation Pipeline

DetectDeadLanes

ProcessImplicitDefs

**PHIElimination** 

TwoAddressInstruction

RegisterCoalescer

RenameIndependentSubregs

MachineScheduler

RegAllocGreedy

VirtRegRewriter

StackSlotColoring

#### Subregister Indexes

- Subregister indexes relate wide/ small registers on virtual registers
- Writes may be marked undef if other parts of register do not matter
- LLVM synthesizes combined indexes (`sub0\_low16bits`)

```
%0 = load_x4
%1.sub0<undef> = add %0.sub2, 13
%1.sub1 = const 42
store_x2 %1
```

#### Register Allocation:

```
r4_r5_r6_r7 = load_x4
r0 = add r6, 13
r1 = const 42
store_x2 r0_r1
```

#### Slot Indexes


- Position in a program; Each instruction is assigned a number (incremented by 4 so we need to renumber less often when inserting instructions)
- Slots describe position in the instruction:
  - Block/Base (Block begin/end, PHI-defs)
  - EarlyClobber (early point to force interference with normal def/use)
  - Register (normal def/uses use this)
  - Dead (liveness of dead definitions ends here)

#### Constraints & Classes

· A register class is set of registers; Models register constraints

· Class defined for each register operand of LLVM MI Instruction (MCInstrDesc)

Each virtual register has a class



GR32 class