


Formalizing the Concurrency Semantics of an LLVM Fragment

Soham Chakraborty, Viktor Vafeiadis


Max Planck Institute for Software Systems (MPI-SWS)

EuroLLVM 2017


LLVM Compilation




LLVM Concurrency Compilation




LLVM Concurrency Compilation






Correctness of the transformations is unclear



Valid opt is removed by over-restriction in bug fix



Formalized fragment of LLVM concurrency

Verified correctness of transformations

Validated LLVM opt-phase transformations

Informal text in *Language Reference Manual*

Frequent references to C11 concurrency

- *"This model is inspired by the C++0x memory model."*
- *"These semantics are borrowed from Java and C++0x, but are somewhat more colloquial."*
- *This is intended to match shared variables in C/C++ ..."*
- ...

Why not adopt C11 concurrency?

Subtle differences

- A program has write-read race on non-atomics
 - C11: the behavior of the program is *undefined*
 - LLVM: *defined* behavior;
racy read returns **undef(u)**

Why not adopt C11 concurrency?

Subtle differences

- A program has write-read race on non-atomics
 - C11: the behavior of the program is *undefined*
 - LLVM: *defined* behavior;
racy read returns **undef(u)**

```
X = 1; | if(X)
        |     t = 4;
        | else
        |     t = 4;
```

Why not adopt C11 concurrency?

Subtle differences

- A program has write-read race on non-atomics
 - C11: the behavior of the program is *undefined*
 - LLVM: *defined* behavior;
racy read returns **undef(u)**

```
X = 1; | if(X)
        |     t = 4;
        | else
        |     t = 4;
```

Why not adopt C11 concurrency?

Subtle differences

- A program has write-read race on non-atomics
 - C11: the behavior of the program is *undefined*
 - LLVM: *defined* behavior;
racy read returns **undef(u)**

```
X = 1; | if(X)
        |   t = 4;
        | else
        |   t = 4;
```

$t \neq 4$?

Why not adopt C11 concurrency?

Subtle differences

- A program has write-read race on non-atomics
 - C11: the behavior of the program is *undefined*
 - LLVM: *defined* behavior;
racy read returns **undef(u)**

```
X = 1; ||| if(X)
         |||     t = 4;
         ||| else
         |||     t = 4;
```

$t \neq 4$? C11 ✓

Why not adopt C11 concurrency?

Subtle differences

- A program has write-read race on non-atomics
 - C11: the behavior of the program is *undefined*
 - LLVM: *defined* behavior;
racy read returns **undef(u)**

```
X = 1; || if(X)
        ||   t = 4;
        || else
        ||   t = 4;
```

$t \neq 4$? C11 ✓ LLVM ✗

Why not adopt C11 concurrency?

Subtle differences

- A program has write-read race on non-atomics
 - C11: the behavior of the program is *undefined*
 - LLVM: *defined* behavior;
racy read returns **undef(u)**

```
X = 1; | if(X)
        |   t = 4;
        | else
        |   t = 4;
```

$t \neq 4$? C11 ✓ LLVM ✗

- Set of allowed optimizations are different

Context:
 $\left[X = 1; \parallel \right]$

```
if(flag){
    a = X;
}
```

~>

```
t = X;
if(flag){
    a = t;
}
```

C11 **✗** LLVM **✓**

Context:

$$\left[\begin{array}{l} X = 1; \\ \parallel \end{array} \right]$$

```
if(flag){
    a = X;
}
```

 \rightsquigarrow

```
t = X;
if(flag){
    a = t;
}
```

C11 **✗** LLVM **✓**

Context:

$$\left[\begin{array}{l} X = 4; \\ Y_{rel} = 1; \\ \parallel \end{array} \right]$$

```
t1 = X;
if(Yacq){
    t2 = X;
}
```

 \rightsquigarrow

```
t1 = X;
if(Yacq){
    t2 = t1;
}
```

C11 **✓** LLVM **✗**

Formalization of LLVM concurrency

Verified correctness of transformations

Validated LLVM opt-phase transformations

Example

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```

Is $a == b == 1$ possible?

Example

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```

Is $a == b == 1$ possible? ✓

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```

~

```
int X = 0, Y = 0;
```

```
Y = 1; || X = 1;
```

```
a = X; || b = Y;
```

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```

WX0

↓ program-order


WY0

Event Structure Construction

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```




Event Structure Construction

```
int X = 0, Y = 0;
```


```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```



Event Structure Construction

```
int X = 0, Y = 0;  
a = X; || b = Y;  
Y = 1; || X = 1;
```




Event Structure Construction

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```




Event Structure Construction

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```




Event Structure Construction

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```




Event Structure Construction

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```



Example

```
int X = 0, Y = 0;
```

```
a = X; || b = Y;
```

```
Y = 1; || X = 1;
```

Is $a == b == 1$ possible? ✓

```
int X = 0, Y = 0;
```

```
( a = X; || b = Y; )  
 ( Y = 1; || X = 1; )
```


≈

```
int X = 0, Y = 0;
```

```
Y = 1; || X = 1;  
a = X; || b = Y;
```


Execution from Event Structure

```
int X = 0, Y = 0;  
a = X; || b = Y;  
Y = 1; || X = 1;
```




Execution from Event Structure

```
int X = 0, Y = 0;  
a = X; || b = Y;  
Y = 1; || X = 1;
```



Execution from Event Structure

```
int X = 0, Y = 0;  
a = X; || b = Y;  
Y = 1; || X = 1;
```



$a = u_a = 1, b = u_b = 1$

- Memory operations:
 - load
 - store
 - compare_and_swap (CAS)
- Memory orders:
 - non-atomic (na)
 - acquire (acq)
 - release (rel)
 - acquire_release (acq_rel)
 - sequentially consistent (sc)


Formalized fragment of LLVM concurrency

Verified correctness of transformations

- Elimination
- Reordering
- Mappings (C11 \rightsquigarrow LLVM \rightsquigarrow X86/Power)


Validated LLVM opt-phase transformations

Transformation Correctness



$$\text{Behavior}(P_{tgt}) \subseteq \text{Behavior}(P_{src})$$

Behavior: final values observed in each location



$$\text{Behavior}(P_{tgt}) \subseteq \text{Behavior}(P_{src})$$

Behavior: final values observed in each location



$$\text{Behavior}(G_{tgt}) \subseteq \text{Behavior}(G_{src})$$

Adjacent read after read/write elimination

- $a = X_o; b = X_{na}; \rightsquigarrow a = X_o; b = a;$
- $X_o = v; b = X_{na}; \rightsquigarrow X_o = v; b = v;$

Adjacent overwritten write elimination

- $X_{na} = v'; X_{na} = v; \rightsquigarrow X_{na} = v;$

Non-adjacent overwritten write elimination

- $X_{na} = v'; C; X_{na} = v; \rightsquigarrow C; X_{na} = v;$
where $\text{rel-acq-pair} \notin C$ and $\text{access}(X) \notin C$

LLVM performs these eliminations

Adjacent read after read/write elimination

- $a = X_o; b = X_{na}; \rightsquigarrow a = X_o; b = a;$
- $X_o = v; b = X_{na}; \rightsquigarrow X_o = v; b =$

Adjacent overwritten write elimination

- $X_{na} = v'; X_{na} = v; \rightsquigarrow X_{na} = v;$

Non-adjacent overwritten write elimination

- $X_{na} = v; C; X_{na} = v'; \rightsquigarrow C; X_{na} = v;$

$\text{acq-pair} \notin C$ and $\text{access}(X) \notin C$

LLVM performs these eliminations

PROVEN CORRECT!

Adjacent read after read/write elimination

- $a = X_{\text{acq}}; b = X_{\text{acq}}; \rightsquigarrow a = X_{\text{acq}}; b = a;$
- $a = X_{\text{sc}}; b = X_{(\text{acq}|\text{sc})}; \rightsquigarrow a = X_{\text{sc}}; b = a;$
- $X_{\text{rel}} = v; b = X_{\text{acq}}; \rightsquigarrow X_{\text{rel}} = v; b = v;$
- $X_{\text{sc}} = v; b = X_{(\text{acq}|\text{sc})}; \rightsquigarrow X_{\text{sc}} = v; b = v;$

Adjacent overwritten write elimination

- $X_{\text{rel}} = v'; X_{\text{rel}} = v; \rightsquigarrow X_{\text{rel}} = v;$
- $X_{(\text{rel}|\text{sc})} = v'; X_{\text{sc}} = v; \rightsquigarrow X_{\text{sc}} = v;$

LLVM does NOT perform these eliminations

Adjacent read after read/write elimination

- $a = X_{\text{acq}}; b = X_{\text{acq}}; \rightsquigarrow a = X_{\text{acq}}; b = a;$
- $a = X_{\text{sc}}; b = X_{(\text{acq}|\text{sc})}; \rightsquigarrow a = X_{\text{sc}}; b = a;$
- $X_{\text{rel}} = v; b = X_{\text{acq}}; \rightsquigarrow X_{\text{rel}} = v; b = v;$
- $X_{\text{sc}} = v; b = X_{(\text{acq}|\text{sc})}; \rightsquigarrow X_{\text{sc}} = v; b = v;$

Adjacent overwritten write elimination

- $X_{\text{rel}} = v'; X_{\text{rel}} = v; \rightsquigarrow X_{\text{rel}} = v;$
- $X_{(\text{rel}|\text{sc})} = v'; X_{\text{sc}} = v; \rightsquigarrow X_{\text{sc}} = v;$

LLVM does NOT perform these eliminations

Non-adjacent read after write elimination

- $X_{\text{na}} = v; C; a = X_{\text{na}}; \rightsquigarrow X_{\text{na}} = v; C; a = v;$
where $\text{rel-acq-pair} \notin C$ and $\text{access}(X) \notin C$

Adjacent read after read/write elimination

- $a = X_{acq}; b = X_{acq}; \rightsquigarrow a = X_{acq}; b = a;$
- $a = X_{sc}; b = X_{(acq|sc)}; \rightsquigarrow a = X_{sc}; b = a;$
- $X_{rel} = v; b = X_{acq}; \rightsquigarrow X_{rel} = v; b = v;$
- $X_{sc} = v; b = X_{(acq|sc)}; \rightsquigarrow X_{sc} = v; b = v;$

Adjacent overwritten write elimination

- $X_{rel} = v'; X_{rel} = v; \rightsquigarrow X_{rel} = v;$
- $X_{(rel|sc)} = v'; X_{(rel|sc)} = v; \rightsquigarrow X_{(rel|sc)} = v;$

LLVM does not perform these eliminations

Non-adjacent read after write elimination

- $X_{na} = v; C; a = X_{na}; \rightsquigarrow X_{na} = v; C; a = v;$
where $\text{rel-acq-pair} \notin C$ and $\text{access}(X) \notin C$

PROVEN CORRECT!

Formalized fragment of LLVM concurrency

Verified correctness of transformations

- Elimination
- **Reordering** ($a; b \rightsquigarrow b; a$)
- Mappings (C11 \rightsquigarrow LLVM \rightsquigarrow X86/Power)

Validated LLVM opt-phase transformations

LLVM Reorderings

$a; b \rightsquigarrow b; a$

$\downarrow a \setminus b \rightarrow$	$(\text{St} \text{Ld})_{\text{na}}$	St_{rel}	Ld_{acq}	Ld_{sc}	$U_{(\text{acq_rel} \text{sc})}$
$(\text{St} \text{Ld})_{\text{na}}$	✓	-	✓	✓	-
St_{rel}	✓	-	-	-	-
St_{sc}	✓	-	-	-	-
Ld_{acq}	-	-	-	-	-
$U_{(\text{acq_rel} \text{sc})}$	-	-	-	-	-

$X_{\text{rel}} = v; Y_{\text{na}} = v'; \rightsquigarrow Y_{\text{na}} = v'; X_{\text{rel}} = v; \quad \checkmark$

LLVM performs(✓) these reorderings

$a; b \rightsquigarrow b; a$

$\downarrow a \setminus b \rightarrow$	$(\text{St} \text{Ld})_{\text{na}}$	St_{rel}	Ld_{acq}	Ld_{sc}	$U_{(\text{acq_rel} \text{sc})}$
$(\text{St} \text{Ld})_{\text{na}}$	✓	✗	✓	✓	✗
St_{rel}	✓	✗	-	-	✗
St_{sc}	✓	✗	-	✗	✗
Ld_{acq}	✗	✗	✗	✗	✗
$U_{(\text{acq_rel} \text{sc})}$	✗	✗	✗	✗	✗

$Y_{\text{na}} = v'; X_{\text{rel}} = v; \rightsquigarrow X_{\text{rel}} = v; Y_{\text{na}} = v'; \quad \times$

LLVM restricts(✗) these reorderings

$a; b \rightsquigarrow b; a$

$\downarrow a \setminus b \rightarrow$	$(St Ld)_{na}$	St_{rel}	Ld_{acq}	Ld_{sc}	$U_{(acq_rel sc)}$
$(St Ld)_{na}$	✓	✗	✓	✓	✗
St_{rel}	✓	✗	✓	✓	✗
St_{sc}	✓	✗	✓	✗	✗
Ld_{acq}	✗	✗	✗	✗	✗
$U_{(acq_rel sc)}$	✗	✗	✗	✗	✗

$$X_{rel} = v; t = Y_{acq}; \rightsquigarrow t = Y_{acq}; X_{rel} = v; \quad \checkmark$$

LLVM does NOT perform these reorderings

$a; b \rightsquigarrow b; a$

$\downarrow a \setminus b \rightarrow$	$(\text{St} \text{Ld})_{na}$	St_{rel}	Ld_{acq}	Ld_{sc}	$\text{Ld}_{acq_rel sc}$
$(\text{St} \text{Ld})_{na}$	✓	✗	✓	✗	✗
St_{rel}	✓	✗	✓	✓	✗
St_{sc}	✓	✗	✓	✗	✗
Ld_{acq}	✗	✗	✗	✗	✗
$U_{(acq_rel sc)}$	✗	✗	✗	✗	✗

PROVEN CORRECT!

$t = Y_{acq}; \rightsquigarrow t = Y_{acq}; X_{rel} = v; \quad \checkmark$

LLVM does NOT perform these reorderings


Formalized fragment of LLVM concurrency

Verified correctness of transformations


- Elimination
- Reordering
- **Mappings (C11 \rightsquigarrow LLVM \rightsquigarrow X86/Power)**

Validated LLVM opt-phase transformations

C11 to LLVM Mapping Correctness




- LLVM has operations (Ld/St/CAS) and memory orders (na/rel/acq/acq_rel/SC) similar to C11.
- LLVM model is stronger than C11.



- LLVM memory models (Ld/St/CAS) and memory ordering (rrw/acq/acq_rel/SC) similar to C11.
- LLVM model is stronger than C11.

LLVM to Architecture Mapping Correctness




$(\text{LLVM} \rightsquigarrow \text{x86/Power}) = (\text{C11} \rightsquigarrow \text{x86/Power})$

Proved correctness of these mappings

- LLVM to SC
- LLVM to SPower

Ensure correctness of $\text{LLVM} \rightsquigarrow \text{x86/Power}$
(results from Lahav & Vafeiadis. FM'16)

LLVM to Architecture Mapping Correctness



$(\text{LLVM} \rightsquigarrow \text{x86/Power}) \Rightarrow (\text{C11} \rightsquigarrow \text{x86/Power})$
Proved correctness of mappings

- LLVM to x86
- LLVM to Power

Ensure correctness of $\text{LLVM} \rightsquigarrow \text{x86/Power}$
(results from Lahav & Vafeiadis. FM'16)

PROVEN CORRECT!

Formalized fragment of LLVM concurrency

Proved correctness of transformations

Validated LLVM opt-phase transformations

- $P_{src} \xrightarrow{\text{LLVM}} P_{tgt}$? **Correct** : **Potential Error**

$P_{src} \xrightarrow{\text{LLVM}} P_{tgt} ?$ **Correct** : **Potential Error**

↑

$P_{src} \xrightarrow{(RUE)^*} P_{tgt} ?$ **Correct** : **Potential Error**

- R: Safe reorderings
- E: Safe eliminations

$$s_1 = X !A$$

$$s_2 = X !B$$

$$V = 1 !C$$

$$s_4 = Z_{\text{acq}} !D$$

$$Y = 1 !E$$

$$Y = 2 !F$$

✓ $s_1 = X !A$

$s_2 = X !B$

$V = 1 !C$

$s_4 = Z_{\text{acq}} !D$

$Y = 1 !E$

$Y = 2 !F$

✓ $s_1 = X !A$

✗ $s_2 = X !B$

$V = 1 !C$

$s_4 = Z_{acq} !D$

$Y = 1 !E$

$Y = 2 !F$

Metadata Based Matching

✓ $s_1 = X !A$

✗ $s_2 = X !B$

$V = 1 !C$

✓ $s_4 = Z_{\text{acq}} !D$

$Y = 1 !E$

$Y = 2 !F$

Metadata Based Matching

✓ $s_1 = X !A$

✗ $s_2 = X !B$

$V = 1 !C$

✓ $s_4 = Z_{\text{acq}} !D$

$Y = 1 !E$

✓ $Y = 2 !F$

Metadata Based Matching

✓ $s_1 = X !A$

✗ $s_2 = X !B$

$V = 1 !C$

✓ $s_4 = Z_{\text{acq}} !D$

✗ $Y = 1 !E$

✓ $Y = 2 !F$

Metadata Based Matching

✓ $s_1 = X$!A

✗ $s_2 = X$!B

✓ $V = 1$!C

✓ $s_4 = Z_{\text{acq}}$!D

✗ $Y = 1$!E

✓ $Y = 2$!F

Metadata Based Matching

✓ $s_1 = X !A$

✗ $s_2 = X !B$

✓ $V = 1 !C$

✓ $s_4 = Z_{acq} !D$

✗ $Y = 1 !E$

✓ $Y = 2 !F$


$t_1 = X !A$

$t_2 = Z_{acq} !D$


$Y = 2 !F$

$V = 1 !C$

Metadata Based Matching




Metadata Based Matching



- Check that unmatched accesses are deletable
- Check that reorderings are allowed

Metadata Based Matching



- Check that unmatched accesses are deletable
- Check that reorderings are allowed

Formalized fragment of LLVM concurrency

Proved correctness of transformations

Validated LLVM opt-phase transformations

- Generate a test case (P_{src}).
- Apply LLVM transformations (P_{tgt}).
- $P_{src} \xrightarrow{\text{LLVM}} P_{tgt}$? **Correct** : **Potential Error**


LLVM Formalization [CGO'17]

- Event structure construction rules
- Consistency constraints
- Data race freedom (DRF) theorems
- Proofs: <http://plv.mpi-sws.org/llvmcs/>

Translation validation [CGO'16]

- Programs with control flow
- Experimental evaluations
- Artifact: <http://plv.mpi-sws.org/validc/>

Summary



Formalized ✓

DRF Theorems ✓

Validated opt-phase transformations ✓

Extend the LLVM concurrency model

- With relaxed accesses and fences
 - Verify more optimizations
 - Mechanize the formalization
- Improve the validator
- Integrate with sequential transformations
 - Handle loops, pointer etc

Thank You !