LLVM  8.0.0svn
AMDGPUTargetMachine.h
Go to the documentation of this file.
1 //===-- AMDGPUTargetMachine.h - AMDGPU TargetMachine Interface --*- C++ -*-===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 //
10 /// \file
11 /// The AMDGPU TargetMachine interface definition for hw codgen targets.
12 //
13 //===----------------------------------------------------------------------===//
14 
15 #ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUTARGETMACHINE_H
16 #define LLVM_LIB_TARGET_AMDGPU_AMDGPUTARGETMACHINE_H
17 
18 #include "AMDGPUIntrinsicInfo.h"
19 #include "AMDGPUSubtarget.h"
20 #include "llvm/ADT/Optional.h"
21 #include "llvm/ADT/StringMap.h"
22 #include "llvm/ADT/StringRef.h"
24 #include "llvm/Support/CodeGen.h"
26 #include <memory>
27 
28 namespace llvm {
29 
30 //===----------------------------------------------------------------------===//
31 // AMDGPU Target Machine (R600+)
32 //===----------------------------------------------------------------------===//
33 
35 protected:
36  std::unique_ptr<TargetLoweringObjectFile> TLOF;
37 
38  StringRef getGPUName(const Function &F) const;
39  StringRef getFeatureString(const Function &F) const;
40 
41 public:
43  static bool EnableFunctionCalls;
44 
45  AMDGPUTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
49  ~AMDGPUTargetMachine() override;
50 
52  const TargetSubtargetInfo *getSubtargetImpl(const Function &) const override = 0;
53 
55  return TLOF.get();
56  }
57 
58  void adjustPassManager(PassManagerBuilder &) override;
59 
60  /// Get the integer value of a null pointer in the given address space.
61  uint64_t getNullPointerValue(unsigned AddrSpace) const {
62  return (AddrSpace == AMDGPUAS::LOCAL_ADDRESS ||
63  AddrSpace == AMDGPUAS::REGION_ADDRESS) ? -1 : 0;
64  }
65 };
66 
67 //===----------------------------------------------------------------------===//
68 // R600 Target Machine (R600 -> Cayman)
69 //===----------------------------------------------------------------------===//
70 
71 class R600TargetMachine final : public AMDGPUTargetMachine {
72 private:
73  mutable StringMap<std::unique_ptr<R600Subtarget>> SubtargetMap;
74 
75 public:
76  R600TargetMachine(const Target &T, const Triple &TT, StringRef CPU,
79  CodeGenOpt::Level OL, bool JIT);
80 
82 
83  const R600Subtarget *getSubtargetImpl(const Function &) const override;
84 
86 
87  bool isMachineVerifierClean() const override {
88  return false;
89  }
90 };
91 
92 //===----------------------------------------------------------------------===//
93 // GCN Target Machine (SI+)
94 //===----------------------------------------------------------------------===//
95 
96 class GCNTargetMachine final : public AMDGPUTargetMachine {
97 private:
98  AMDGPUIntrinsicInfo IntrinsicInfo;
99  mutable StringMap<std::unique_ptr<GCNSubtarget>> SubtargetMap;
100 
101 public:
102  GCNTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
105  CodeGenOpt::Level OL, bool JIT);
106 
108 
109  const GCNSubtarget *getSubtargetImpl(const Function &) const override;
110 
112 
113  const AMDGPUIntrinsicInfo *getIntrinsicInfo() const override {
114  return &IntrinsicInfo;
115  }
116 
117  bool useIPRA() const override {
118  return true;
119  }
120 };
121 
122 } // end namespace llvm
123 
124 #endif // LLVM_LIB_TARGET_AMDGPU_AMDGPUTARGETMACHINE_H
const AMDGPUIntrinsicInfo * getIntrinsicInfo() const override
If intrinsic information is available, return it. If not, return null.
PassManagerBuilder - This class is used to set up a standard optimization sequence for languages like...
AMDGPU specific subclass of TargetSubtarget.
This class represents lattice values for constants.
Definition: AllocatorList.h:24
bool useIPRA() const override
True if the target wants to use interprocedural register allocation by default.
F(f)
virtual TargetPassConfig * createPassConfig(PassManagerBase &PM)
Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...
StringRef getFeatureString(const Function &F) const
TargetTransformInfo getTargetTransformInfo(const Function &F) override
Get a TargetTransformInfo implementation for the target.
Target-Independent Code Generator Pass Configuration Options.
std::unique_ptr< TargetLoweringObjectFile > TLOF
StringRef getGPUName(const Function &F) const
void adjustPassManager(PassManagerBuilder &) override
Allow the target to modify the pass manager, e.g.
This class describes a target machine that is implemented with the LLVM target-independent code gener...
Address space for region memory.
Definition: AMDGPU.h:249
const TargetSubtargetInfo * getSubtargetImpl() const
AMDGPUTargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, TargetOptions Options, Optional< Reloc::Model > RM, Optional< CodeModel::Model > CM, CodeGenOpt::Level OL)
Triple - Helper class for working with autoconf configuration names.
Definition: Triple.h:44
bool isMachineVerifierClean() const override
Returns true if the target is expected to pass all machine verifier checks.
uint64_t getNullPointerValue(unsigned AddrSpace) const
Get the integer value of a null pointer in the given address space.
This pass provides access to the codegen interfaces that are needed for IR-level transformations.
PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...
StringMap - This is an unconventional map that is specialized for handling keys that are "strings"...
Definition: StringMap.h:220
Target - Wrapper for Target specific information.
Interface for the AMDGPU Implementation of the Intrinsic Info class.
TargetSubtargetInfo - Generic base class for all target subtargets.
TargetLoweringObjectFile * getObjFileLowering() const override
TargetOptions Options
Definition: TargetMachine.h:97
Address space for local memory.
Definition: AMDGPU.h:252
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:49
This pass exposes codegen information to IR-level passes.