HexagonISelLowering.h File Reference

#include "Hexagon.h"
#include "MCTargetDesc/HexagonMCTargetDesc.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/CodeGen/ISDOpcodes.h"
#include "llvm/CodeGen/SelectionDAGNodes.h"
#include "llvm/CodeGen/TargetLowering.h"
#include "llvm/CodeGen/ValueTypes.h"
#include "llvm/CodeGenTypes/MachineValueType.h"
#include "llvm/IR/CallingConv.h"
#include "llvm/IR/InlineAsm.h"
#include <cstdint>
#include <utility>

Go to the source code of this file.

Classes
class	llvm::HexagonTargetLowering

Namespaces
namespace	llvm
	This is an optimization pass for GlobalISel generic memory operations.
namespace	llvm::HexagonISD

Enumerations
enum	llvm::HexagonISD::NodeType : unsigned {   llvm::HexagonISD::OP_BEGIN = ISD::BUILTIN_OP_END , llvm::HexagonISD::CONST32 = OP_BEGIN , llvm::HexagonISD::CONST32_GP , llvm::HexagonISD::ADDC ,   llvm::HexagonISD::SUBC , llvm::HexagonISD::ALLOCA , llvm::HexagonISD::AT_GOT , llvm::HexagonISD::AT_PCREL ,   llvm::HexagonISD::CALL , llvm::HexagonISD::CALLnr , llvm::HexagonISD::CALLR , llvm::HexagonISD::RET_GLUE ,   llvm::HexagonISD::BARRIER , llvm::HexagonISD::JT , llvm::HexagonISD::CP , llvm::HexagonISD::COMBINE ,   llvm::HexagonISD::VASL , llvm::HexagonISD::VASR , llvm::HexagonISD::VLSR , llvm::HexagonISD::MFSHL ,   llvm::HexagonISD::MFSHR , llvm::HexagonISD::SSAT , llvm::HexagonISD::USAT , llvm::HexagonISD::SMUL_LOHI ,   llvm::HexagonISD::UMUL_LOHI , llvm::HexagonISD::USMUL_LOHI , llvm::HexagonISD::TSTBIT , llvm::HexagonISD::INSERT ,   llvm::HexagonISD::EXTRACTU , llvm::HexagonISD::VEXTRACTW , llvm::HexagonISD::VINSERTW0 , llvm::HexagonISD::VROR ,   llvm::HexagonISD::TC_RETURN , llvm::HexagonISD::EH_RETURN , llvm::HexagonISD::DCFETCH , llvm::HexagonISD::READCYCLE ,   llvm::HexagonISD::PTRUE , llvm::HexagonISD::PFALSE , llvm::HexagonISD::D2P , llvm::HexagonISD::P2D ,   llvm::HexagonISD::V2Q , llvm::HexagonISD::Q2V , llvm::HexagonISD::QCAT , llvm::HexagonISD::QTRUE ,   llvm::HexagonISD::QFALSE , llvm::HexagonISD::TL_EXTEND , llvm::HexagonISD::TL_TRUNCATE , llvm::HexagonISD::TYPECAST ,   llvm::HexagonISD::VALIGN , llvm::HexagonISD::VALIGNADDR , llvm::HexagonISD::ISEL , llvm::HexagonISD::OP_END }