LLVM  7.0.0svn
HexagonISelLowering.h
Go to the documentation of this file.
1 //===-- HexagonISelLowering.h - Hexagon DAG Lowering Interface --*- C++ -*-===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 //
10 // This file defines the interfaces that Hexagon uses to lower LLVM code into a
11 // selection DAG.
12 //
13 //===----------------------------------------------------------------------===//
14 
15 #ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONISELLOWERING_H
16 #define LLVM_LIB_TARGET_HEXAGON_HEXAGONISELLOWERING_H
17 
18 #include "Hexagon.h"
19 #include "llvm/ADT/StringRef.h"
24 #include "llvm/IR/CallingConv.h"
25 #include "llvm/IR/InlineAsm.h"
27 #include <cstdint>
28 #include <utility>
29 
30 namespace llvm {
31 
32 namespace HexagonISD {
33 
34  enum NodeType : unsigned {
36 
38  CONST32_GP, // For marking data present in GP.
40 
41  AT_GOT, // Index in GOT.
42  AT_PCREL, // Offset relative to PC.
43 
44  CALL, // Function call.
45  CALLnr, // Function call that does not return.
47 
48  RET_FLAG, // Return with a flag operand.
49  BARRIER, // Memory barrier.
50  JT, // Jump table.
51  CP, // Constant pool.
52 
58 
69  D2P, // Convert 8-byte value to 8-bit predicate register. [*]
70  P2D, // Convert 8-bit predicate register to 8-byte value. [*]
71  V2Q, // Convert HVX vector to a vector predicate reg. [*]
72  Q2V, // Convert vector predicate to an HVX vector. [*]
73  // [*] The equivalence is defined as "Q <=> (V != 0)",
74  // where the != operation compares bytes.
75  // Note: V != 0 is implemented as V >u 0.
80  TYPECAST, // No-op that's used to convert between different legal
81  // types in a register.
82  VALIGN, // Align two vectors (in Op0, Op1) to one that would have
83  // been loaded from address in Op2.
84  VALIGNADDR, // Align vector address: Op0 & -Op1, except when it is
85  // an address in a vector load, then it's a no-op.
87  };
88 
89 } // end namespace HexagonISD
90 
91  class HexagonSubtarget;
92 
94  int VarArgsFrameOffset; // Frame offset to start of varargs area.
95  const HexagonTargetMachine &HTM;
96  const HexagonSubtarget &Subtarget;
97 
98  bool CanReturnSmallStruct(const Function* CalleeFn, unsigned& RetSize)
99  const;
100  void promoteLdStType(MVT VT, MVT PromotedLdStVT);
101 
102  public:
103  explicit HexagonTargetLowering(const TargetMachine &TM,
104  const HexagonSubtarget &ST);
105 
106  bool isHVXVectorType(MVT Ty) const;
107 
108  /// IsEligibleForTailCallOptimization - Check whether the call is eligible
109  /// for tail call optimization. Targets which want to do tail call
110  /// optimization should implement this function.
111  bool IsEligibleForTailCallOptimization(SDValue Callee,
112  CallingConv::ID CalleeCC, bool isVarArg, bool isCalleeStructRet,
113  bool isCallerStructRet, const SmallVectorImpl<ISD::OutputArg> &Outs,
114  const SmallVectorImpl<SDValue> &OutVals,
115  const SmallVectorImpl<ISD::InputArg> &Ins, SelectionDAG& DAG) const;
116 
117  bool getTgtMemIntrinsic(IntrinsicInfo &Info, const CallInst &I,
118  MachineFunction &MF,
119  unsigned Intrinsic) const override;
120 
121  bool isTruncateFree(Type *Ty1, Type *Ty2) const override;
122  bool isTruncateFree(EVT VT1, EVT VT2) const override;
123 
124  bool isCheapToSpeculateCttz() const override { return true; }
125  bool isCheapToSpeculateCtlz() const override { return true; }
126  bool isCtlzFast() const override { return true; }
127 
128  bool allowTruncateForTailCall(Type *Ty1, Type *Ty2) const override;
129 
130  /// Return true if an FMA operation is faster than a pair of mul and add
131  /// instructions. fmuladd intrinsics will be expanded to FMAs when this
132  /// method returns true (and FMAs are legal), otherwise fmuladd is
133  /// expanded to mul + add.
134  bool isFMAFasterThanFMulAndFAdd(EVT) const override;
135 
136  // Should we expand the build vector with shuffles?
137  bool shouldExpandBuildVectorWithShuffles(EVT VT,
138  unsigned DefinedValues) const override;
139 
140  bool isShuffleMaskLegal(ArrayRef<int> Mask, EVT VT) const override;
141  TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(EVT VT)
142  const override;
143 
144  SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override;
145  void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue> &Results,
146  SelectionDAG &DAG) const override;
147 
148  const char *getTargetNodeName(unsigned Opcode) const override;
149 
150  SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) const;
157  SDValue LowerVECTOR_SHIFT(SDValue Op, SelectionDAG &DAG) const;
158  SDValue LowerBITCAST(SDValue Op, SelectionDAG &DAG) const;
162  SDValue LowerUnalignedLoad(SDValue Op, SelectionDAG &DAG) const;
163 
165  SDValue LowerINLINEASM(SDValue Op, SelectionDAG &DAG) const;
166  SDValue LowerPREFETCH(SDValue Op, SelectionDAG &DAG) const;
168  SDValue LowerEH_LABEL(SDValue Op, SelectionDAG &DAG) const;
169  SDValue LowerEH_RETURN(SDValue Op, SelectionDAG &DAG) const;
170  SDValue
171  LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
173  const SDLoc &dl, SelectionDAG &DAG,
174  SmallVectorImpl<SDValue> &InVals) const override;
175  SDValue LowerGLOBALADDRESS(SDValue Op, SelectionDAG &DAG) const;
176  SDValue LowerBlockAddress(SDValue Op, SelectionDAG &DAG) const;
177  SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &DAG) const;
178  SDValue LowerToTLSGeneralDynamicModel(GlobalAddressSDNode *GA,
179  SelectionDAG &DAG) const;
180  SDValue LowerToTLSInitialExecModel(GlobalAddressSDNode *GA,
181  SelectionDAG &DAG) const;
182  SDValue LowerToTLSLocalExecModel(GlobalAddressSDNode *GA,
183  SelectionDAG &DAG) const;
184  SDValue GetDynamicTLSAddr(SelectionDAG &DAG, SDValue Chain,
185  GlobalAddressSDNode *GA, SDValue InFlag, EVT PtrVT,
186  unsigned ReturnReg, unsigned char OperandFlags) const;
187  SDValue LowerGLOBAL_OFFSET_TABLE(SDValue Op, SelectionDAG &DAG) const;
188 
190  SmallVectorImpl<SDValue> &InVals) const override;
191  SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
192  CallingConv::ID CallConv, bool isVarArg,
194  const SDLoc &dl, SelectionDAG &DAG,
195  SmallVectorImpl<SDValue> &InVals,
196  const SmallVectorImpl<SDValue> &OutVals,
197  SDValue Callee) const;
198 
199  SDValue LowerSETCC(SDValue Op, SelectionDAG &DAG) const;
200  SDValue LowerVSELECT(SDValue Op, SelectionDAG &DAG) const;
201  SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &DAG) const;
204 
205  bool CanLowerReturn(CallingConv::ID CallConv,
206  MachineFunction &MF, bool isVarArg,
208  LLVMContext &Context) const override;
209 
210  SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
212  const SmallVectorImpl<SDValue> &OutVals,
213  const SDLoc &dl, SelectionDAG &DAG) const override;
214 
215  bool mayBeEmittedAsTailCall(const CallInst *CI) const override;
216 
217  /// If a physical register, this returns the register that receives the
218  /// exception address on entry to an EH pad.
219  unsigned
220  getExceptionPointerRegister(const Constant *PersonalityFn) const override {
221  return Hexagon::R0;
222  }
223 
224  /// If a physical register, this returns the register that receives the
225  /// exception typeid on entry to a landing pad.
226  unsigned
227  getExceptionSelectorRegister(const Constant *PersonalityFn) const override {
228  return Hexagon::R1;
229  }
230 
231  SDValue LowerVASTART(SDValue Op, SelectionDAG &DAG) const;
232  SDValue LowerConstantPool(SDValue Op, SelectionDAG &DAG) const;
233  SDValue LowerJumpTable(SDValue Op, SelectionDAG &DAG) const;
234 
236  EVT VT) const override {
237  if (!VT.isVector())
238  return MVT::i1;
239  else
241  }
242 
243  bool getPostIndexedAddressParts(SDNode *N, SDNode *Op,
246  SelectionDAG &DAG) const override;
247 
248  ConstraintType getConstraintType(StringRef Constraint) const override;
249 
250  std::pair<unsigned, const TargetRegisterClass *>
251  getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI,
252  StringRef Constraint, MVT VT) const override;
253 
254  unsigned
255  getInlineAsmMemConstraint(StringRef ConstraintCode) const override {
256  if (ConstraintCode == "o")
258  return TargetLowering::getInlineAsmMemConstraint(ConstraintCode);
259  }
260 
261  // Intrinsics
262  SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &DAG) const;
263  SDValue LowerINTRINSIC_VOID(SDValue Op, SelectionDAG &DAG) const;
264  /// isLegalAddressingMode - Return true if the addressing mode represented
265  /// by AM is legal for this target, for a load/store of the specified type.
266  /// The type may be VoidTy, in which case only return true if the addressing
267  /// mode is legal for a load/store of any legal type.
268  /// TODO: Handle pre/postinc as well.
269  bool isLegalAddressingMode(const DataLayout &DL, const AddrMode &AM,
270  Type *Ty, unsigned AS,
271  Instruction *I = nullptr) const override;
272  /// Return true if folding a constant offset with the given GlobalAddress
273  /// is legal. It is frequently not legal in PIC relocation models.
274  bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override;
275 
276  bool isFPImmLegal(const APFloat &Imm, EVT VT) const override;
277 
278  /// isLegalICmpImmediate - Return true if the specified immediate is legal
279  /// icmp immediate, that is the target has icmp instructions which can
280  /// compare a register against the immediate without having to materialize
281  /// the immediate into a register.
282  bool isLegalICmpImmediate(int64_t Imm) const override;
283 
284  EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign,
285  unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc,
286  MachineFunction &MF) const override;
287 
288  bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace,
289  unsigned Align, bool *Fast) const override;
290 
291  /// Returns relocation base for the given PIC jumptable.
292  SDValue getPICJumpTableRelocBase(SDValue Table, SelectionDAG &DAG)
293  const override;
294 
295  // Handling of atomic RMW instructions.
296  Value *emitLoadLinked(IRBuilder<> &Builder, Value *Addr,
297  AtomicOrdering Ord) const override;
298  Value *emitStoreConditional(IRBuilder<> &Builder, Value *Val,
299  Value *Addr, AtomicOrdering Ord) const override;
300  AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override;
301  bool shouldExpandAtomicStoreInIR(StoreInst *SI) const override;
302  bool shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override;
303 
306  return AtomicExpansionKind::LLSC;
307  }
308 
309  private:
310  void initializeHVXLowering();
311  std::pair<SDValue,int> getBaseAndOffset(SDValue Addr) const;
312 
313  bool getBuildVectorConstInts(ArrayRef<SDValue> Values, MVT VecTy,
314  SelectionDAG &DAG,
315  MutableArrayRef<ConstantInt*> Consts) const;
316  SDValue buildVector32(ArrayRef<SDValue> Elem, const SDLoc &dl, MVT VecTy,
317  SelectionDAG &DAG) const;
318  SDValue buildVector64(ArrayRef<SDValue> Elem, const SDLoc &dl, MVT VecTy,
319  SelectionDAG &DAG) const;
320  SDValue extractVector(SDValue VecV, SDValue IdxV, const SDLoc &dl,
321  MVT ValTy, MVT ResTy, SelectionDAG &DAG) const;
322  SDValue insertVector(SDValue VecV, SDValue ValV, SDValue IdxV,
323  const SDLoc &dl, MVT ValTy, SelectionDAG &DAG) const;
324  SDValue expandPredicate(SDValue Vec32, const SDLoc &dl,
325  SelectionDAG &DAG) const;
326  SDValue contractPredicate(SDValue Vec64, const SDLoc &dl,
327  SelectionDAG &DAG) const;
328  SDValue getVectorShiftByInt(SDValue Op, SelectionDAG &DAG) const;
329 
330  bool isUndef(SDValue Op) const {
331  if (Op.isMachineOpcode())
332  return Op.getMachineOpcode() == TargetOpcode::IMPLICIT_DEF;
333  return Op.getOpcode() == ISD::UNDEF;
334  }
335  SDValue getInstr(unsigned MachineOpc, const SDLoc &dl, MVT Ty,
336  ArrayRef<SDValue> Ops, SelectionDAG &DAG) const {
337  SDNode *N = DAG.getMachineNode(MachineOpc, dl, Ty, Ops);
338  return SDValue(N, 0);
339  }
340  SDValue getZero(const SDLoc &dl, MVT Ty, SelectionDAG &DAG) const;
341 
342  using VectorPair = std::pair<SDValue, SDValue>;
343  using TypePair = std::pair<MVT, MVT>;
344 
345  SDValue getInt(unsigned IntId, MVT ResTy, ArrayRef<SDValue> Ops,
346  const SDLoc &dl, SelectionDAG &DAG) const;
347 
348  MVT ty(SDValue Op) const {
349  return Op.getValueType().getSimpleVT();
350  }
351  TypePair ty(const VectorPair &Ops) const {
352  return { Ops.first.getValueType().getSimpleVT(),
353  Ops.second.getValueType().getSimpleVT() };
354  }
355  MVT tyScalar(MVT Ty) const {
356  if (!Ty.isVector())
357  return Ty;
358  return MVT::getIntegerVT(Ty.getSizeInBits());
359  }
360  MVT tyVector(MVT Ty, MVT ElemTy) const {
361  if (Ty.isVector() && Ty.getVectorElementType() == ElemTy)
362  return Ty;
363  unsigned TyWidth = Ty.getSizeInBits();
364  unsigned ElemWidth = ElemTy.getSizeInBits();
365  assert((TyWidth % ElemWidth) == 0);
366  return MVT::getVectorVT(ElemTy, TyWidth/ElemWidth);
367  }
368 
369  MVT typeJoin(const TypePair &Tys) const;
370  TypePair typeSplit(MVT Ty) const;
371  MVT typeExtElem(MVT VecTy, unsigned Factor) const;
372  MVT typeTruncElem(MVT VecTy, unsigned Factor) const;
373 
374  SDValue opJoin(const VectorPair &Ops, const SDLoc &dl,
375  SelectionDAG &DAG) const;
376  VectorPair opSplit(SDValue Vec, const SDLoc &dl, SelectionDAG &DAG) const;
377  SDValue opCastElem(SDValue Vec, MVT ElemTy, SelectionDAG &DAG) const;
378 
379  bool isHvxSingleTy(MVT Ty) const;
380  bool isHvxPairTy(MVT Ty) const;
381  SDValue convertToByteIndex(SDValue ElemIdx, MVT ElemTy,
382  SelectionDAG &DAG) const;
383  SDValue getIndexInWord32(SDValue Idx, MVT ElemTy, SelectionDAG &DAG) const;
384  SDValue getByteShuffle(const SDLoc &dl, SDValue Op0, SDValue Op1,
385  ArrayRef<int> Mask, SelectionDAG &DAG) const;
386 
387  SDValue buildHvxVectorReg(ArrayRef<SDValue> Values, const SDLoc &dl,
388  MVT VecTy, SelectionDAG &DAG) const;
389  SDValue buildHvxVectorPred(ArrayRef<SDValue> Values, const SDLoc &dl,
390  MVT VecTy, SelectionDAG &DAG) const;
391  SDValue createHvxPrefixPred(SDValue PredV, const SDLoc &dl,
392  unsigned BitBytes, bool ZeroFill,
393  SelectionDAG &DAG) const;
394  SDValue extractHvxElementReg(SDValue VecV, SDValue IdxV, const SDLoc &dl,
395  MVT ResTy, SelectionDAG &DAG) const;
396  SDValue extractHvxElementPred(SDValue VecV, SDValue IdxV, const SDLoc &dl,
397  MVT ResTy, SelectionDAG &DAG) const;
398  SDValue insertHvxElementReg(SDValue VecV, SDValue IdxV, SDValue ValV,
399  const SDLoc &dl, SelectionDAG &DAG) const;
400  SDValue insertHvxElementPred(SDValue VecV, SDValue IdxV, SDValue ValV,
401  const SDLoc &dl, SelectionDAG &DAG) const;
402  SDValue extractHvxSubvectorReg(SDValue VecV, SDValue IdxV, const SDLoc &dl,
403  MVT ResTy, SelectionDAG &DAG) const;
404  SDValue extractHvxSubvectorPred(SDValue VecV, SDValue IdxV, const SDLoc &dl,
405  MVT ResTy, SelectionDAG &DAG) const;
406  SDValue insertHvxSubvectorReg(SDValue VecV, SDValue SubV, SDValue IdxV,
407  const SDLoc &dl, SelectionDAG &DAG) const;
408  SDValue insertHvxSubvectorPred(SDValue VecV, SDValue SubV, SDValue IdxV,
409  const SDLoc &dl, SelectionDAG &DAG) const;
410  SDValue extendHvxVectorPred(SDValue VecV, const SDLoc &dl, MVT ResTy,
411  bool ZeroExt, SelectionDAG &DAG) const;
412 
413  SDValue LowerHvxBuildVector(SDValue Op, SelectionDAG &DAG) const;
414  SDValue LowerHvxConcatVectors(SDValue Op, SelectionDAG &DAG) const;
415  SDValue LowerHvxExtractElement(SDValue Op, SelectionDAG &DAG) const;
416  SDValue LowerHvxInsertElement(SDValue Op, SelectionDAG &DAG) const;
417  SDValue LowerHvxExtractSubvector(SDValue Op, SelectionDAG &DAG) const;
418  SDValue LowerHvxInsertSubvector(SDValue Op, SelectionDAG &DAG) const;
419 
420  SDValue LowerHvxAnyExt(SDValue Op, SelectionDAG &DAG) const;
421  SDValue LowerHvxSignExt(SDValue Op, SelectionDAG &DAG) const;
422  SDValue LowerHvxZeroExt(SDValue Op, SelectionDAG &DAG) const;
423  SDValue LowerHvxMul(SDValue Op, SelectionDAG &DAG) const;
424  SDValue LowerHvxMulh(SDValue Op, SelectionDAG &DAG) const;
425  SDValue LowerHvxSetCC(SDValue Op, SelectionDAG &DAG) const;
426  SDValue LowerHvxExtend(SDValue Op, SelectionDAG &DAG) const;
427  SDValue LowerHvxShift(SDValue Op, SelectionDAG &DAG) const;
428 
429  SDValue SplitHvxPairOp(SDValue Op, SelectionDAG &DAG) const;
430  SDValue SplitHvxMemOp(SDValue Op, SelectionDAG &DAG) const;
431 
432  std::pair<const TargetRegisterClass*, uint8_t>
433  findRepresentativeClass(const TargetRegisterInfo *TRI, MVT VT)
434  const override;
435 
436  bool isHvxOperation(SDValue Op) const;
437  SDValue LowerHvxOperation(SDValue Op, SelectionDAG &DAG) const;
438  };
439 
440 } // end namespace llvm
441 
442 #endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONISELLOWERING_H
static SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG)
uint64_t CallInst * C
static MVT getIntegerVT(unsigned BitWidth)
static SDValue LowerCallResult(SDValue Chain, SDValue InFlag, const SmallVectorImpl< CCValAssign > &RVLocs, const SDLoc &dl, SelectionDAG &DAG, SmallVectorImpl< SDValue > &InVals)
LowerCallResult - Lower the result values of a call into the appropriate copies out of appropriate ph...
BUILTIN_OP_END - This must be the last enum value in this list.
Definition: ISDOpcodes.h:836
A parsed version of the target data layout string in and methods for querying it. ...
Definition: DataLayout.h:111
constexpr char Align[]
Key for Kernel::Arg::Metadata::mAlign.
EVT getValueType() const
Return the ValueType of the referenced return value.
This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...
LLVMContext & Context
Compute iterated dominance frontiers using a linear time algorithm.
Definition: AllocatorList.h:24
static SDValue LowerREADCYCLECOUNTER(SDValue Op, const X86Subtarget &Subtarget, SelectionDAG &DAG)
static SDValue LowerATOMIC_FENCE(SDValue Op, SelectionDAG &DAG, const ARMSubtarget *Subtarget)
static MVT getVectorVT(MVT VT, unsigned NumElements)
an instruction that atomically checks whether a specified value is in a memory location, and, if it is, stores a new value there.
Definition: Instructions.h:514
bool isVector() const
Return true if this is a vector value type.
unsigned getExceptionSelectorRegister(const Constant *PersonalityFn) const override
If a physical register, this returns the register that receives the exception typeid on entry to a la...
static SDValue LowerSIGN_EXTEND(SDValue Op, const X86Subtarget &Subtarget, SelectionDAG &DAG)
static SDValue LowerINSERT_SUBVECTOR(SDValue Op, const X86Subtarget &Subtarget, SelectionDAG &DAG)
This class represents a function call, abstracting a target machine&#39;s calling convention.
MVT getSimpleVT() const
Return the SimpleValueType held in the specified simple EVT.
Definition: ValueTypes.h:253
Function Alias Analysis Results
static SDValue LowerPREFETCH(SDValue Op, SelectionDAG &DAG)
bool isCheapToSpeculateCttz() const override
Return true if it is cheap to speculate a call to intrinsic cttz.
An instruction for reading from memory.
Definition: Instructions.h:164
an instruction that atomically reads a memory location, combines it with another value, and then stores the result back.
Definition: Instructions.h:677
AtomicExpansionKind
Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.
AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all...
unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override
static SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &DAG)
static unsigned getInt(StringRef R)
Get an unsigned integer, including error checks.
Definition: DataLayout.cpp:213
MachineSDNode * getMachineNode(unsigned Opcode, const SDLoc &dl, EVT VT)
These are used for target selectors to create a new node with specified return type(s), MachineInstr opcode, and operands.
This class consists of common code factored out of the SmallVector class to reduce code duplication b...
Definition: APFloat.h:42
This provides a uniform API for creating instructions and inserting them into a basic block: either a...
Definition: IRBuilder.h:677
bool isCtlzFast() const override
Return true if ctlz instruction is fast.
static SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &DAG, const SparcTargetLowering &TLI, const SparcSubtarget *Subtarget)
This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...
AtomicOrdering
Atomic ordering for LLVM&#39;s memory model.
unsigned getSizeInBits() const
static SDValue LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG)
static SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG)
ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...
Definition: APInt.h:33
An instruction for storing to memory.
Definition: Instructions.h:306
virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const
amdgpu Simplify well known AMD library false Value * Callee
MVT getVectorElementType() const
UNDEF - An undefined node.
Definition: ISDOpcodes.h:178
bool isCheapToSpeculateCtlz() const override
Return true if it is cheap to speculate a call to intrinsic ctlz.
MutableArrayRef - Represent a mutable reference to an array (0 or more elements consecutively in memo...
Definition: ArrayRef.h:291
Machine Value Type.
static SDValue LowerVASTART(SDValue Op, SelectionDAG &DAG)
The instances of the Type class are immutable: once they are created, they are never changed...
Definition: Type.h:46
This is an important class for using LLVM in a threaded context.
Definition: LLVMContext.h:69
bool isMachineOpcode() const
unsigned getVectorNumElements() const
Given a vector type, return the number of elements it contains.
Definition: ValueTypes.h:273
This is an important base class in LLVM.
Definition: Constant.h:42
OperandFlags
These are flags set on operands, but should be considered private, all access should go through the M...
Definition: MCInstrDesc.h:41
unsigned getMachineOpcode() const
static SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &DAG, const SparcSubtarget *Subtarget)
static SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &DAG, const SparcSubtarget *Subtarget)
Extended Value Type.
Definition: ValueTypes.h:34
const AMDGPUAS & AS
TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...
This structure contains all information that is necessary for lowering calls.
unsigned getExceptionPointerRegister(const Constant *PersonalityFn) const override
If a physical register, this returns the register that receives the exception address on entry to an ...
static bool isUndef(ArrayRef< int > Mask)
static SDValue LowerBITCAST(SDValue Op, SelectionDAG &DAG)
This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...
Definition: SelectionDAG.h:212
static Value * insertVector(IRBuilderTy &IRB, Value *Old, Value *V, unsigned BeginIndex, const Twine &Name)
Definition: SROA.cpp:2147
Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...
Represents one node in the SelectionDAG.
Fast - This calling convention attempts to make calls as fast as possible (e.g.
Definition: CallingConv.h:43
EVT getSetCCResultType(const DataLayout &, LLVMContext &C, EVT VT) const override
Return the ValueType of the result of SETCC operations.
static EVT getVectorVT(LLVMContext &Context, EVT VT, unsigned NumElements, bool IsScalable=false)
Returns the EVT that represents a vector NumElements in length, where each element is of type VT...
Definition: ValueTypes.h:73
static SDValue LowerANY_EXTEND(SDValue Op, const X86Subtarget &Subtarget, SelectionDAG &DAG)
static SDValue LowerEXTRACT_SUBVECTOR(SDValue Op, const X86Subtarget &Subtarget, SelectionDAG &DAG)
bool isVector() const
Return true if this is a vector value type.
Definition: ValueTypes.h:151
#define I(x, y, z)
Definition: MD5.cpp:58
#define N
static SDValue LowerZERO_EXTEND(SDValue Op, const X86Subtarget &Subtarget, SelectionDAG &DAG)
unsigned getOpcode() const
static Value * extractVector(IRBuilderTy &IRB, Value *V, unsigned BeginIndex, unsigned EndIndex, const Twine &Name)
Definition: SROA.cpp:2121
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
LegalizeTypeAction
This enum indicates whether a types are legal for a target, and if not, what action should be used to...
LLVM Value Representation.
Definition: Value.h:73
constexpr char Size[]
Key for Kernel::Arg::Metadata::mSize.
std::underlying_type< E >::type Mask()
Get a bitmask with 1s in all places up to the high-order bit of E&#39;s largest value.
Definition: BitmaskEnum.h:81
Primary interface to the complete machine description for the target machine.
Definition: TargetMachine.h:59
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:49
Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...
This file describes how to lower LLVM code to machine code.
MemIndexedMode
MemIndexedMode enum - This enum defines the load / store indexed addressing modes.
Definition: ISDOpcodes.h:873