LLVM  7.0.0svn
PPCSubtarget.cpp
Go to the documentation of this file.
1 //===-- PowerPCSubtarget.cpp - PPC Subtarget Information ------------------===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 //
10 // This file implements the PPC specific subclass of TargetSubtargetInfo.
11 //
12 //===----------------------------------------------------------------------===//
13 
14 #include "PPCSubtarget.h"
15 #include "PPC.h"
16 #include "PPCRegisterInfo.h"
17 #include "PPCTargetMachine.h"
20 #include "llvm/IR/Attributes.h"
21 #include "llvm/IR/Function.h"
22 #include "llvm/IR/GlobalValue.h"
26 #include <cstdlib>
27 
28 using namespace llvm;
29 
30 #define DEBUG_TYPE "ppc-subtarget"
31 
32 #define GET_SUBTARGETINFO_TARGET_DESC
33 #define GET_SUBTARGETINFO_CTOR
34 #include "PPCGenSubtargetInfo.inc"
35 
36 static cl::opt<bool> UseSubRegLiveness("ppc-track-subreg-liveness",
37 cl::desc("Enable subregister liveness tracking for PPC"), cl::Hidden);
38 
39 static cl::opt<bool> QPXStackUnaligned("qpx-stack-unaligned",
40  cl::desc("Even when QPX is enabled the stack is not 32-byte aligned"),
41  cl::Hidden);
42 
44  StringRef FS) {
45  initializeEnvironment();
46  initSubtargetFeatures(CPU, FS);
47  return *this;
48 }
49 
50 PPCSubtarget::PPCSubtarget(const Triple &TT, const std::string &CPU,
51  const std::string &FS, const PPCTargetMachine &TM)
52  : PPCGenSubtargetInfo(TT, CPU, FS), TargetTriple(TT),
53  IsPPC64(TargetTriple.getArch() == Triple::ppc64 ||
54  TargetTriple.getArch() == Triple::ppc64le),
56  InstrInfo(*this), TLInfo(TM, *this) {}
57 
58 void PPCSubtarget::initializeEnvironment() {
59  StackAlignment = 16;
61  HasMFOCRF = false;
62  Has64BitSupport = false;
63  Use64BitRegs = false;
64  UseCRBits = false;
65  HasHardFloat = false;
66  HasAltivec = false;
67  HasSPE = false;
68  HasQPX = false;
69  HasVSX = false;
70  HasP8Vector = false;
71  HasP8Altivec = false;
72  HasP8Crypto = false;
73  HasP9Vector = false;
74  HasP9Altivec = false;
75  HasFCPSGN = false;
76  HasFSQRT = false;
77  HasFRE = false;
78  HasFRES = false;
79  HasFRSQRTE = false;
80  HasFRSQRTES = false;
81  HasRecipPrec = false;
82  HasSTFIWX = false;
83  HasLFIWAX = false;
84  HasFPRND = false;
85  HasFPCVT = false;
86  HasISEL = false;
87  HasBPERMD = false;
88  HasExtDiv = false;
89  HasCMPB = false;
90  HasLDBRX = false;
91  IsBookE = false;
92  HasOnlyMSYNC = false;
93  IsPPC4xx = false;
94  IsPPC6xx = false;
95  IsE500 = false;
96  FeatureMFTB = false;
97  DeprecatedDST = false;
98  HasLazyResolverStubs = false;
99  HasICBT = false;
101  HasPartwordAtomics = false;
102  HasDirectMove = false;
103  IsQPXStackUnaligned = false;
104  HasHTM = false;
105  HasFusion = false;
106  HasFloat128 = false;
107  IsISA3_0 = false;
108  UseLongCalls = false;
109  SecurePlt = false;
110 
112 }
113 
114 void PPCSubtarget::initSubtargetFeatures(StringRef CPU, StringRef FS) {
115  // Determine default and user specified characteristics
116  std::string CPUName = CPU;
117  if (CPUName.empty() || CPU == "generic") {
118  // If cross-compiling with -march=ppc64le without -mcpu
120  CPUName = "ppc64le";
121  else
122  CPUName = "generic";
123  }
124 
125  // Initialize scheduling itinerary for the specified CPU.
126  InstrItins = getInstrItineraryForCPU(CPUName);
127 
128  // Parse features string.
129  ParseSubtargetFeatures(CPUName, FS);
130 
131  // If the user requested use of 64-bit regs, but the cpu selected doesn't
132  // support it, ignore.
133  if (IsPPC64 && has64BitSupport())
134  Use64BitRegs = true;
135 
136  // Set up darwin-specific properties.
137  if (isDarwin())
138  HasLazyResolverStubs = true;
139 
140  // QPX requires a 32-byte aligned stack. Note that we need to do this if
141  // we're compiling for a BG/Q system regardless of whether or not QPX
142  // is enabled because external functions will assume this alignment.
145 
146  // Determine endianness.
147  // FIXME: Part of the TargetMachine.
149 }
150 
151 /// Return true if accesses to the specified global have to go through a dyld
152 /// lazy resolution stub. This means that an extra load is required to get the
153 /// address of the global.
156  return false;
157  if (!TM.shouldAssumeDSOLocal(*GV->getParent(), GV))
158  return true;
159  // 32 bit macho has no relocation for a-b if a is undefined, even if b is in
160  // the section that is being relocated. This means we have to use o load even
161  // for GVs that are known to be local to the dso.
162  if (GV->isDeclarationForLinker() || GV->hasCommonLinkage())
163  return true;
164  return false;
165 }
166 
167 // Embedded cores need aggressive scheduling (and some others also benefit).
168 static bool needsAggressiveScheduling(unsigned Directive) {
169  switch (Directive) {
170  default: return false;
171  case PPC::DIR_440:
172  case PPC::DIR_A2:
173  case PPC::DIR_E500mc:
174  case PPC::DIR_E5500:
175  case PPC::DIR_PWR7:
176  case PPC::DIR_PWR8:
177  // FIXME: Same as P8 until POWER9 scheduling info is available
178  case PPC::DIR_PWR9:
179  return true;
180  }
181 }
182 
184  // Enable MI scheduling for the embedded cores.
185  // FIXME: Enable this for all cores (some additional modeling
186  // may be necessary).
188 }
189 
190 // This overrides the PostRAScheduler bit in the SchedModel for each CPU.
191 bool PPCSubtarget::enablePostRAScheduler() const { return true; }
192 
193 PPCGenSubtargetInfo::AntiDepBreakMode PPCSubtarget::getAntiDepBreakMode() const {
194  return TargetSubtargetInfo::ANTIDEP_ALL;
195 }
196 
197 void PPCSubtarget::getCriticalPathRCs(RegClassVector &CriticalPathRCs) const {
198  CriticalPathRCs.clear();
199  CriticalPathRCs.push_back(isPPC64() ?
200  &PPC::G8RCRegClass : &PPC::GPRCRegClass);
201 }
202 
204  unsigned NumRegionInstrs) const {
206  Policy.OnlyTopDown = false;
207  Policy.OnlyBottomUp = false;
208  }
209 
210  // Spilling is generally expensive on all PPC cores, so always enable
211  // register-pressure tracking.
212  Policy.ShouldTrackPressure = true;
213 }
214 
215 bool PPCSubtarget::useAA() const {
216  // Use AA during code generation for the embedded cores.
218 }
219 
221  return UseSubRegLiveness;
222 }
223 
224 unsigned char
226  // Note that currently we don't generate non-pic references.
227  // If a caller wants that, this will have to be updated.
228 
229  // Large code model always uses the TOC even for local symbols.
232 
233  if (TM.shouldAssumeDSOLocal(*GV->getParent(), GV))
234  return PPCII::MO_PIC_FLAG;
236 }
237 
238 bool PPCSubtarget::isELFv2ABI() const { return TM.isELFv2ABI(); }
239 bool PPCSubtarget::isPPC64() const { return TM.isPPC64(); }
bool isDeclarationForLinker() const
Definition: GlobalValue.h:523
void overrideSchedPolicy(MachineSchedPolicy &Policy, unsigned NumRegionInstrs) const override
PPCSubtarget(const Triple &TT, const std::string &CPU, const std::string &FS, const PPCTargetMachine &TM)
This constructor initializes the data members to match that of the specified triple.
Compute iterated dominance frontiers using a linear time algorithm.
Definition: AllocatorList.h:24
bool isPPC64() const
isPPC64 - Return true if we are generating code for 64-bit pointer mode.
unsigned char classifyGlobalReference(const GlobalValue *GV) const
classifyGlobalReference - Classify a global variable reference for the current subtarget accourding t...
bool IsQPXStackUnaligned
When targeting QPX running a stock PPC64 Linux kernel where the stack alignment has not been changed...
Definition: PPCSubtarget.h:143
bool useAA() const override
unsigned StackAlignment
stackAlignment - The minimum alignment known to hold of the stack frame on entry to the function and ...
Definition: PPCSubtarget.h:81
unsigned getPlatformStackAlignment() const
Definition: PPCSubtarget.h:271
POPCNTDKind HasPOPCNTD
Definition: PPCSubtarget.h:138
This file contains the simple types necessary to represent the attributes associated with functions a...
unsigned DarwinDirective
Which cpu directive was used.
Definition: PPCSubtarget.h:87
bool hasCommonLinkage() const
Definition: GlobalValue.h:439
ArchType getArch() const
getArch - Get the parsed architecture type of this triple.
Definition: Triple.h:285
bool isELFv2ABI() const
bool has64BitSupport() const
has64BitSupport - Return true if the selected CPU supports 64-bit instructions, regardless of whether...
Definition: PPCSubtarget.h:207
InstrItineraryData InstrItins
Selected instruction itineraries (one entry per itinerary class.)
Definition: PPCSubtarget.h:84
bool shouldAssumeDSOLocal(const Module &M, const GlobalValue *GV) const
bool enableSubRegLiveness() const override
AntiDepBreakMode getAntiDepBreakMode() const override
PPCSubtarget & initializeSubtargetDependencies(StringRef CPU, StringRef FS)
initializeSubtargetDependencies - Initializes using a CPU and feature string so that we can use initi...
MO_NLP_FLAG - If this bit is set, the symbol reference is actually to the non_lazy_ptr for the global...
Definition: PPC.h:87
static bool needsAggressiveScheduling(unsigned Directive)
bool HasInvariantFunctionDescriptors
Definition: PPCSubtarget.h:128
PPCFrameLowering FrameLowering
Definition: PPCSubtarget.h:146
static cl::opt< bool > QPXStackUnaligned("qpx-stack-unaligned", cl::desc("Even when QPX is enabled the stack is not 32-byte aligned"), cl::Hidden)
PPCInstrInfo InstrInfo
Definition: PPCSubtarget.h:147
Common code between 32-bit and 64-bit PowerPC targets.
const PPCTargetMachine & TM
Definition: PPCSubtarget.h:145
Triple - Helper class for working with autoconf configuration names.
Definition: Triple.h:44
void getCriticalPathRCs(RegClassVector &CriticalPathRCs) const override
void ParseSubtargetFeatures(StringRef CPU, StringRef FS)
ParseSubtargetFeatures - Parses features string setting specified subtarget options.
CodeModel::Model getCodeModel() const
Returns the code model.
Triple TargetTriple
TargetTriple - What processor and OS we&#39;re targeting.
Definition: PPCSubtarget.h:77
bool enableMachineScheduler() const override
Define a generic scheduling policy for targets that don&#39;t provide their own MachineSchedStrategy.
static cl::opt< bool > UseSubRegLiveness("ppc-track-subreg-liveness", cl::desc("Enable subregister liveness tracking for PPC"), cl::Hidden)
bool hasLazyResolverStub(const GlobalValue *GV) const
hasLazyResolverStub - Return true if accesses to the specified global have to go through a dyld lazy ...
PPCTargetLowering TLInfo
Definition: PPCSubtarget.h:148
bool isDarwin() const
isDarwin - True if this is any darwin platform.
Definition: PPCSubtarget.h:298
Module * getParent()
Get the module that this global value is contained inside of...
Definition: GlobalValue.h:565
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:49
bool HasMFOCRF
Used by the ISel to turn in optimizations for POWER4-derived architectures.
Definition: PPCSubtarget.h:90
MO_PIC_FLAG - If this bit is set, the symbol reference is relative to the function&#39;s picbase...
Definition: PPC.h:83
bool enablePostRAScheduler() const override