LLVM  3.7.0
llvm::MipsInstrInfo Member List

This is the complete list of members for llvm::MipsInstrInfo, including all inherited members.

adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &MBB, MachineBasicBlock::iterator I) const =0llvm::MipsInstrInfopure virtual
AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl< MachineOperand > &Cond, bool AllowModify) const overridellvm::MipsInstrInfo
AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl< MachineOperand > &Cond, bool AllowModify, SmallVectorImpl< MachineInstr * > &BranchInstrs) const llvm::MipsInstrInfo
BranchType enum namellvm::MipsInstrInfo
BT_Cond enum valuellvm::MipsInstrInfo
BT_CondUncond enum valuellvm::MipsInstrInfo
BT_Indirect enum valuellvm::MipsInstrInfo
BT_NoBranch enum valuellvm::MipsInstrInfo
BT_None enum valuellvm::MipsInstrInfo
BT_Uncond enum valuellvm::MipsInstrInfo
create(MipsSubtarget &STI)llvm::MipsInstrInfostatic
genInstrWithNewOpc(unsigned NewOpc, MachineBasicBlock::iterator I) const llvm::MipsInstrInfo
GetInstSizeInBytes(const MachineInstr *MI) const llvm::MipsInstrInfo
GetMemOperand(MachineBasicBlock &MBB, int FI, unsigned Flag) const llvm::MipsInstrInfoprotected
getOppositeBranchOpc(unsigned Opc) const =0llvm::MipsInstrInfopure virtual
getRegisterInfo() const =0llvm::MipsInstrInfopure virtual
InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef< MachineOperand > Cond, DebugLoc DL) const overridellvm::MipsInstrInfo
insertNoop(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI) const overridellvm::MipsInstrInfo
isZeroImm(const MachineOperand &op) const llvm::MipsInstrInfoprotected
loadRegFromStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const =0llvm::MipsInstrInfopure virtual
loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const overridellvm::MipsInstrInfoinline
MipsInstrInfo(const MipsSubtarget &STI, unsigned UncondBrOpc)llvm::MipsInstrInfoexplicit
RemoveBranch(MachineBasicBlock &MBB) const overridellvm::MipsInstrInfo
ReverseBranchCondition(SmallVectorImpl< MachineOperand > &Cond) const overridellvm::MipsInstrInfo
storeRegToStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const =0llvm::MipsInstrInfopure virtual
storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const overridellvm::MipsInstrInfoinline
Subtargetllvm::MipsInstrInfoprotected
UncondBrOpcllvm::MipsInstrInfoprotected