|
LLVM
4.0.0
|
#include "SIMachineFunctionInfo.h"#include "AMDGPUSubtarget.h"#include "SIInstrInfo.h"#include "llvm/CodeGen/MachineFrameInfo.h"#include "llvm/CodeGen/MachineInstrBuilder.h"#include "llvm/CodeGen/MachineRegisterInfo.h"#include "llvm/IR/Function.h"#include "llvm/IR/LLVMContext.h"Go to the source code of this file.
Macros | |
| #define | MAX_LANES 64 |
Functions | |
| DebuggerWorkItemIDStackObjectIndices ({{0, 0, 0}}) | |
| LDSWaveSpillSize (0) | |
| PSInputEna (0) | |
| NumUserSGPRs (0) | |
| NumSystemSGPRs (0) | |
| HasSpilledSGPRs (false) | |
| HasSpilledVGPRs (false) | |
| HasNonSpillStackObjects (false) | |
| NumSpilledSGPRs (0) | |
| NumSpilledVGPRs (0) | |
| PrivateSegmentBuffer (false) | |
| DispatchPtr (false) | |
| QueuePtr (false) | |
| KernargSegmentPtr (false) | |
| DispatchID (false) | |
| FlatScratchInit (false) | |
| GridWorkgroupCountX (false) | |
| GridWorkgroupCountY (false) | |
| GridWorkgroupCountZ (false) | |
| WorkGroupIDX (false) | |
| WorkGroupIDY (false) | |
| WorkGroupIDZ (false) | |
| WorkGroupInfo (false) | |
| PrivateSegmentWaveByteOffset (false) | |
| WorkItemIDX (false) | |
| WorkItemIDY (false) | |
| WorkItemIDZ (false) | |
| PrivateMemoryInputPtr (false) | |
Variables | |
| static cl::opt< bool > | EnableSpillSGPRToVGPR ("amdgpu-spill-sgpr-to-vgpr", cl::desc("Enable spilling VGPRs to SGPRs"), cl::ReallyHidden, cl::init(true)) |
| #define MAX_LANES 64 |
Definition at line 19 of file SIMachineFunctionInfo.cpp.
| DebuggerWorkItemIDStackObjectIndices | ( | {{0, 0, 0}} | ) |
| DispatchID | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| DispatchPtr | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| FlatScratchInit | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| GridWorkgroupCountX | ( | false | ) |
| GridWorkgroupCountY | ( | false | ) |
| GridWorkgroupCountZ | ( | false | ) |
| HasNonSpillStackObjects | ( | false | ) |
| HasSpilledSGPRs | ( | false | ) |
| HasSpilledVGPRs | ( | false | ) |
| KernargSegmentPtr | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| LDSWaveSpillSize | ( | 0 | ) |
| NumSpilledSGPRs | ( | 0 | ) |
| NumSpilledVGPRs | ( | 0 | ) |
| NumSystemSGPRs | ( | 0 | ) |
| NumUserSGPRs | ( | 0 | ) |
| PrivateMemoryInputPtr | ( | false | ) |
Definition at line 81 of file SIMachineFunctionInfo.cpp.
References llvm::SISubtarget::debuggerEmitPrologue(), DispatchID(), DispatchPtr(), F, FlatScratchInit(), llvm::AMDGPUSubtarget::getFlatWorkGroupSizes(), llvm::AMDGPUSubtarget::getGeneration(), llvm::AMDGPU::getInitialPSInputAddr(), llvm::AMDGPUSubtarget::getWavesPerEU(), llvm::MachineFrameInfo::hasStackObjects(), llvm::AMDGPUSubtarget::isAmdCodeObjectV2(), llvm::AMDGPUSubtarget::isAmdHsaOS(), llvm::AMDGPUSubtarget::isMesaGfxShader(), llvm::AMDGPU::isShader(), llvm::SISubtarget::isVGPRSpillingEnabled(), KernargSegmentPtr(), PrivateSegmentBuffer(), PrivateSegmentWaveByteOffset(), QueuePtr(), llvm::AMDGPUSubtarget::SEA_ISLANDS, llvm::ARM_MB::ST, WorkGroupIDX(), WorkGroupIDY(), WorkGroupIDZ(), WorkItemIDX(), WorkItemIDY(), and WorkItemIDZ().
| PrivateSegmentBuffer | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| PrivateSegmentWaveByteOffset | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| PSInputEna | ( | 0 | ) |
| QueuePtr | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| WorkGroupIDX | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| WorkGroupIDY | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| WorkGroupIDZ | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| WorkGroupInfo | ( | false | ) |
| WorkItemIDX | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| WorkItemIDY | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
| WorkItemIDZ | ( | false | ) |
Referenced by PrivateMemoryInputPtr().
|
static |
Referenced by llvm::SIMachineFunctionInfo::getSpilledReg().
1.8.6