LLVM  4.0.0
SystemZMCTargetDesc.cpp
Go to the documentation of this file.
1 //===-- SystemZMCTargetDesc.cpp - SystemZ target descriptions -------------===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 
10 #include "SystemZMCTargetDesc.h"
12 #include "SystemZMCAsmInfo.h"
13 #include "llvm/MC/MCInstrInfo.h"
14 #include "llvm/MC/MCRegisterInfo.h"
15 #include "llvm/MC/MCStreamer.h"
18 
19 using namespace llvm;
20 
21 #define GET_INSTRINFO_MC_DESC
22 #include "SystemZGenInstrInfo.inc"
23 
24 #define GET_SUBTARGETINFO_MC_DESC
25 #include "SystemZGenSubtargetInfo.inc"
26 
27 #define GET_REGINFO_MC_DESC
28 #include "SystemZGenRegisterInfo.inc"
29 
30 const unsigned SystemZMC::GR32Regs[16] = {
31  SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L,
32  SystemZ::R4L, SystemZ::R5L, SystemZ::R6L, SystemZ::R7L,
33  SystemZ::R8L, SystemZ::R9L, SystemZ::R10L, SystemZ::R11L,
34  SystemZ::R12L, SystemZ::R13L, SystemZ::R14L, SystemZ::R15L
35 };
36 
37 const unsigned SystemZMC::GRH32Regs[16] = {
38  SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H,
39  SystemZ::R4H, SystemZ::R5H, SystemZ::R6H, SystemZ::R7H,
40  SystemZ::R8H, SystemZ::R9H, SystemZ::R10H, SystemZ::R11H,
41  SystemZ::R12H, SystemZ::R13H, SystemZ::R14H, SystemZ::R15H
42 };
43 
44 const unsigned SystemZMC::GR64Regs[16] = {
45  SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D,
46  SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D,
47  SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D,
48  SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D
49 };
50 
51 const unsigned SystemZMC::GR128Regs[16] = {
52  SystemZ::R0Q, 0, SystemZ::R2Q, 0,
53  SystemZ::R4Q, 0, SystemZ::R6Q, 0,
54  SystemZ::R8Q, 0, SystemZ::R10Q, 0,
55  SystemZ::R12Q, 0, SystemZ::R14Q, 0
56 };
57 
58 const unsigned SystemZMC::FP32Regs[16] = {
59  SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S,
60  SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S,
61  SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S,
62  SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S
63 };
64 
65 const unsigned SystemZMC::FP64Regs[16] = {
66  SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D,
67  SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D,
68  SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D,
69  SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D
70 };
71 
72 const unsigned SystemZMC::FP128Regs[16] = {
73  SystemZ::F0Q, SystemZ::F1Q, 0, 0,
74  SystemZ::F4Q, SystemZ::F5Q, 0, 0,
75  SystemZ::F8Q, SystemZ::F9Q, 0, 0,
76  SystemZ::F12Q, SystemZ::F13Q, 0, 0
77 };
78 
79 const unsigned SystemZMC::VR32Regs[32] = {
80  SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S,
81  SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S,
82  SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S,
83  SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S,
84  SystemZ::F16S, SystemZ::F17S, SystemZ::F18S, SystemZ::F19S,
85  SystemZ::F20S, SystemZ::F21S, SystemZ::F22S, SystemZ::F23S,
86  SystemZ::F24S, SystemZ::F25S, SystemZ::F26S, SystemZ::F27S,
87  SystemZ::F28S, SystemZ::F29S, SystemZ::F30S, SystemZ::F31S
88 };
89 
90 const unsigned SystemZMC::VR64Regs[32] = {
91  SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D,
92  SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D,
93  SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D,
94  SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D,
95  SystemZ::F16D, SystemZ::F17D, SystemZ::F18D, SystemZ::F19D,
96  SystemZ::F20D, SystemZ::F21D, SystemZ::F22D, SystemZ::F23D,
97  SystemZ::F24D, SystemZ::F25D, SystemZ::F26D, SystemZ::F27D,
98  SystemZ::F28D, SystemZ::F29D, SystemZ::F30D, SystemZ::F31D
99 };
100 
101 const unsigned SystemZMC::VR128Regs[32] = {
102  SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3,
103  SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7,
104  SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11,
105  SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15,
106  SystemZ::V16, SystemZ::V17, SystemZ::V18, SystemZ::V19,
107  SystemZ::V20, SystemZ::V21, SystemZ::V22, SystemZ::V23,
108  SystemZ::V24, SystemZ::V25, SystemZ::V26, SystemZ::V27,
109  SystemZ::V28, SystemZ::V29, SystemZ::V30, SystemZ::V31
110 };
111 
112 const unsigned SystemZMC::AR32Regs[16] = {
113  SystemZ::A0, SystemZ::A1, SystemZ::A2, SystemZ::A3,
114  SystemZ::A4, SystemZ::A5, SystemZ::A6, SystemZ::A7,
115  SystemZ::A8, SystemZ::A9, SystemZ::A10, SystemZ::A11,
116  SystemZ::A12, SystemZ::A13, SystemZ::A14, SystemZ::A15
117 };
118 
119 unsigned SystemZMC::getFirstReg(unsigned Reg) {
120  static unsigned Map[SystemZ::NUM_TARGET_REGS];
121  static bool Initialized = false;
122  if (!Initialized) {
123  for (unsigned I = 0; I < 16; ++I) {
124  Map[GR32Regs[I]] = I;
125  Map[GRH32Regs[I]] = I;
126  Map[GR64Regs[I]] = I;
127  Map[GR128Regs[I]] = I;
128  Map[FP128Regs[I]] = I;
129  Map[AR32Regs[I]] = I;
130  }
131  for (unsigned I = 0; I < 32; ++I) {
132  Map[VR32Regs[I]] = I;
133  Map[VR64Regs[I]] = I;
134  Map[VR128Regs[I]] = I;
135  }
136  }
137  assert(Reg < SystemZ::NUM_TARGET_REGS);
138  return Map[Reg];
139 }
140 
142  const Triple &TT) {
143  MCAsmInfo *MAI = new SystemZMCAsmInfo(TT);
144  MCCFIInstruction Inst =
146  MRI.getDwarfRegNum(SystemZ::R15D, true),
148  MAI->addInitialFrameState(Inst);
149  return MAI;
150 }
151 
153  MCInstrInfo *X = new MCInstrInfo();
154  InitSystemZMCInstrInfo(X);
155  return X;
156 }
157 
160  InitSystemZMCRegisterInfo(X, SystemZ::R14D);
161  return X;
162 }
163 
164 static MCSubtargetInfo *
166  return createSystemZMCSubtargetInfoImpl(TT, CPU, FS);
167 }
168 
169 static void adjustCodeGenOpts(const Triple &TT, Reloc::Model RM,
170  CodeModel::Model &CM) {
171  // For SystemZ we define the models as follows:
172  //
173  // Small: BRASL can call any function and will use a stub if necessary.
174  // Locally-binding symbols will always be in range of LARL.
175  //
176  // Medium: BRASL can call any function and will use a stub if necessary.
177  // GOT slots and locally-defined text will always be in range
178  // of LARL, but other symbols might not be.
179  //
180  // Large: Equivalent to Medium for now.
181  //
182  // Kernel: Equivalent to Medium for now.
183  //
184  // This means that any PIC module smaller than 4GB meets the
185  // requirements of Small, so Small seems like the best default there.
186  //
187  // All symbols bind locally in a non-PIC module, so the choice is less
188  // obvious. There are two cases:
189  //
190  // - When creating an executable, PLTs and copy relocations allow
191  // us to treat external symbols as part of the executable.
192  // Any executable smaller than 4GB meets the requirements of Small,
193  // so that seems like the best default.
194  //
195  // - When creating JIT code, stubs will be in range of BRASL if the
196  // image is less than 4GB in size. GOT entries will likewise be
197  // in range of LARL. However, the JIT environment has no equivalent
198  // of copy relocs, so locally-binding data symbols might not be in
199  // the range of LARL. We need the Medium model in that case.
200  if (CM == CodeModel::Default)
201  CM = CodeModel::Small;
202  else if (CM == CodeModel::JITDefault)
204 }
205 
207  unsigned SyntaxVariant,
208  const MCAsmInfo &MAI,
209  const MCInstrInfo &MII,
210  const MCRegisterInfo &MRI) {
211  return new SystemZInstPrinter(MAI, MII, MRI);
212 }
213 
214 extern "C" void LLVMInitializeSystemZTargetMC() {
215  // Register the MCAsmInfo.
218 
219  // Register the adjustCodeGenOpts.
222 
223  // Register the MCCodeEmitter.
226 
227  // Register the MCInstrInfo.
230 
231  // Register the MCRegisterInfo.
234 
235  // Register the MCSubtargetInfo.
238 
239  // Register the MCAsmBackend.
242 
243  // Register the MCInstPrinter.
246 }
int getDwarfRegNum(unsigned RegNum, bool isEH) const
Map a target register to an equivalent dwarf register number.
const unsigned GR32Regs[16]
unsigned getFirstReg(unsigned Reg)
const unsigned FP128Regs[16]
static void adjustCodeGenOpts(const Triple &TT, Reloc::Model RM, CodeModel::Model &CM)
const unsigned FP32Regs[16]
static void RegisterMCInstPrinter(Target &T, Target::MCInstPrinterCtorTy Fn)
RegisterMCInstPrinter - Register a MCInstPrinter implementation for the given target.
MCAsmBackend * createSystemZMCAsmBackend(const Target &T, const MCRegisterInfo &MRI, const Triple &TT, StringRef CPU, const MCTargetOptions &Options)
const unsigned VR64Regs[32]
const unsigned AR32Regs[16]
Reg
All possible values of the reg field in the ModR/M byte.
const unsigned GRH32Regs[16]
static MCSubtargetInfo * createSystemZMCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS)
void addInitialFrameState(const MCCFIInstruction &Inst)
Definition: MCAsmInfo.h:565
static MCInstrInfo * createSystemZMCInstrInfo()
MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...
This class is intended to be used as a base class for asm properties and features specific to the tar...
Definition: MCAsmInfo.h:57
static void RegisterMCAsmBackend(Target &T, Target::MCAsmBackendCtorTy Fn)
RegisterMCAsmBackend - Register a MCAsmBackend implementation for the given target.
unsigned const MachineRegisterInfo * MRI
static MCCFIInstruction createDefCfa(MCSymbol *L, unsigned Register, int Offset)
.cfi_def_cfa defines a rule for computing CFA as: take address from Register and add Offset to it...
Definition: MCDwarf.h:369
const int64_t CFAOffsetFromInitialSP
Interface to description of machine instruction set.
Definition: MCInstrInfo.h:24
static GCMetadataPrinterRegistry::Add< ErlangGCPrinter > X("erlang","erlang-compatible garbage collector")
static void registerMCAdjustCodeGenOpts(Target &T, Target::MCAdjustCodeGenOptsFnTy Fn)
static void RegisterMCAsmInfo(Target &T, Target::MCAsmInfoCtorFnTy Fn)
RegisterMCAsmInfo - Register a MCAsmInfo implementation for the given target.
static void RegisterMCSubtargetInfo(Target &T, Target::MCSubtargetInfoCtorFnTy Fn)
RegisterMCSubtargetInfo - Register a MCSubtargetInfo implementation for the given target...
Triple - Helper class for working with autoconf configuration names.
Definition: Triple.h:44
const unsigned FP64Regs[16]
static void RegisterMCCodeEmitter(Target &T, Target::MCCodeEmitterCtorTy Fn)
RegisterMCCodeEmitter - Register a MCCodeEmitter implementation for the given target.
static MCAsmInfo * createSystemZMCAsmInfo(const MCRegisterInfo &MRI, const Triple &TT)
const unsigned GR128Regs[16]
void LLVMInitializeSystemZTargetMC()
static MCRegisterInfo * createSystemZMCRegisterInfo(const Triple &TT)
const unsigned GR64Regs[16]
static void RegisterMCRegInfo(Target &T, Target::MCRegInfoCtorFnTy Fn)
RegisterMCRegInfo - Register a MCRegisterInfo implementation for the given target.
MCCodeEmitter * createSystemZMCCodeEmitter(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, MCContext &Ctx)
Target & getTheSystemZTarget()
This is an instance of a target assembly language printer that converts an MCInst to valid target ass...
Definition: MCInstPrinter.h:41
static void RegisterMCInstrInfo(Target &T, Target::MCInstrInfoCtorFnTy Fn)
RegisterMCInstrInfo - Register a MCInstrInfo implementation for the given target. ...
#define I(x, y, z)
Definition: MD5.cpp:54
MCSubtargetInfo - Generic base class for all target subtargets.
const unsigned VR32Regs[32]
assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())
StringRef - Represent a constant reference to a string, i.e.
Definition: StringRef.h:47
static MCInstPrinter * createSystemZMCInstPrinter(const Triple &T, unsigned SyntaxVariant, const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI)
const unsigned VR128Regs[32]