|
LLVM
4.0.0
|
R600 Implementation of TargetInstrInfo. More...
#include "R600InstrInfo.h"#include "AMDGPU.h"#include "AMDGPUSubtarget.h"#include "AMDGPUTargetMachine.h"#include "R600Defines.h"#include "R600MachineFunctionInfo.h"#include "R600RegisterInfo.h"#include "llvm/CodeGen/MachineFrameInfo.h"#include "llvm/CodeGen/MachineInstrBuilder.h"#include "llvm/CodeGen/MachineRegisterInfo.h"#include "AMDGPUGenDFAPacketizer.inc"Go to the source code of this file.
Macros | |
| #define | GET_INSTRINFO_CTOR_DTOR |
| #define | OPERAND_CASE(Label) |
Functions | |
| static std::vector< std::pair < int, unsigned > > | Swizzle (std::vector< std::pair< int, unsigned > > Src, R600InstrInfo::BankSwizzle Swz) |
| static unsigned | getTransSwizzle (R600InstrInfo::BankSwizzle Swz, unsigned Op) |
| static bool | NextPossibleSolution (std::vector< R600InstrInfo::BankSwizzle > &SwzCandidate, unsigned Idx) |
| Given a swizzle sequence SwzCandidate and an index Idx, returns the next (in lexicographic term) swizzle sequence assuming that all swizzles after Idx can be skipped. More... | |
| static bool | isConstCompatible (R600InstrInfo::BankSwizzle TransSwz, const std::vector< std::pair< int, unsigned > > &TransOps, unsigned ConstCount) |
| Instructions in Trans slot can't read gpr at cycle 0 if they also read a const, and can't read a gpr at cycle 1 if they read 2 const. More... | |
| static bool | isPredicateSetter (unsigned Opcode) |
| static MachineInstr * | findFirstPredicateSetterFrom (MachineBasicBlock &MBB, MachineBasicBlock::iterator I) |
| static bool | isJump (unsigned Opcode) |
| static bool | isBranch (unsigned Opcode) |
| static MachineBasicBlock::iterator | FindLastAluClause (MachineBasicBlock &MBB) |
| static unsigned | getSlotedOps (unsigned Op, unsigned Slot) |
R600 Implementation of TargetInstrInfo.
Definition in file R600InstrInfo.cpp.
| #define GET_INSTRINFO_CTOR_DTOR |
Definition at line 28 of file R600InstrInfo.cpp.
| #define OPERAND_CASE | ( | Label | ) |
Definition at line 1263 of file R600InstrInfo.cpp.
Referenced by getSlotedOps().
|
static |
Definition at line 630 of file R600InstrInfo.cpp.
References llvm::MachineBasicBlock::begin(), llvm::MachineInstr::getOpcode(), I, isPredicateSetter(), and MI.
Referenced by llvm::R600InstrInfo::insertBranch(), and llvm::R600InstrInfo::removeBranch().
|
static |
Definition at line 724 of file R600InstrInfo.cpp.
References E, llvm::MachineBasicBlock::end(), llvm::MachineInstrBundleIterator< Ty, IsReverse >::getReverse(), llvm::MachineBasicBlock::rbegin(), and llvm::MachineBasicBlock::rend().
Referenced by llvm::R600InstrInfo::insertBranch(), and llvm::R600InstrInfo::removeBranch().
Definition at line 1275 of file R600InstrInfo.cpp.
References llvm_unreachable, OPERAND_CASE, and write().
Referenced by llvm::R600InstrInfo::buildSlotOfVectorInstruction().
|
static |
Definition at line 380 of file R600InstrInfo.cpp.
References llvm::R600InstrInfo::ALU_VEC_012_SCL_210, llvm::R600InstrInfo::ALU_VEC_021_SCL_122, llvm::R600InstrInfo::ALU_VEC_102_SCL_221, llvm::R600InstrInfo::ALU_VEC_120_SCL_212, and llvm_unreachable.
Referenced by isConstCompatible(), and llvm::R600InstrInfo::isLegalUpTo().
Definition at line 647 of file R600InstrInfo.cpp.
Referenced by llvm::R600InstrInfo::analyzeBranch(), llvm::HexagonInstrInfo::isNewValueJump(), llvm::HexagonInstrInfo::isPredictedTaken(), llvm::HexagonInstrInfo::reverseBranchCondition(), and translateImmediate().
|
static |
Instructions in Trans slot can't read gpr at cycle 0 if they also read a const, and can't read a gpr at cycle 1 if they read 2 const.
Definition at line 492 of file R600InstrInfo.cpp.
References getTransSwizzle(), and i.
Referenced by llvm::R600InstrInfo::fitsReadPortLimitations().
Definition at line 643 of file R600InstrInfo.cpp.
Referenced by llvm::R600InstrInfo::analyzeBranch().
Definition at line 620 of file R600InstrInfo.cpp.
Referenced by llvm::R600InstrInfo::analyzeBranch(), llvm::R600InstrInfo::DefinesPredicate(), and findFirstPredicateSetterFrom().
|
static |
Given a swizzle sequence SwzCandidate and an index Idx, returns the next (in lexicographic term) swizzle sequence assuming that all swizzles after Idx can be skipped.
Definition at line 456 of file R600InstrInfo.cpp.
References llvm::R600InstrInfo::ALU_VEC_012_SCL_210, llvm::R600InstrInfo::ALU_VEC_210, assert(), and i.
Referenced by llvm::R600InstrInfo::FindSwizzleForVectorSlot().
|
static |
Definition at line 352 of file R600InstrInfo.cpp.
References llvm::R600InstrInfo::ALU_VEC_012_SCL_210, llvm::R600InstrInfo::ALU_VEC_021_SCL_122, llvm::R600InstrInfo::ALU_VEC_102_SCL_221, llvm::R600InstrInfo::ALU_VEC_120_SCL_212, llvm::R600InstrInfo::ALU_VEC_201, llvm::R600InstrInfo::ALU_VEC_210, and std::swap().
Referenced by llvm::R600InstrInfo::isLegalUpTo().
1.8.6