LLVM
4.0.0
Main Page
Related Pages
Modules
Namespaces
Classes
Files
Examples
File List
File Members
llvm.src
lib
Target
Hexagon
MCTargetDesc
HexagonBaseInfo.h
Go to the documentation of this file.
1
//===-- HexagonBaseInfo.h - Top level definitions for Hexagon --*- C++ -*--===//
2
//
3
// The LLVM Compiler Infrastructure
4
//
5
// This file is distributed under the University of Illinois Open Source
6
// License. See LICENSE.TXT for details.
7
//
8
//===----------------------------------------------------------------------===//
9
//
10
// This file contains small standalone helper functions and enum definitions for
11
// the Hexagon target useful for the compiler back-end and the MC libraries.
12
// As such, it deliberately does not include references to LLVM core
13
// code gen types, passes, etc..
14
//
15
//===----------------------------------------------------------------------===//
16
17
#ifndef LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H
18
#define LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H
19
20
#include "
HexagonMCTargetDesc.h
"
21
#include "
llvm/Support/ErrorHandling.h
"
22
#include <stdint.h>
23
24
namespace
llvm {
25
26
/// HexagonII - This namespace holds all of the target specific flags that
27
/// instruction info tracks.
28
///
29
namespace
HexagonII {
30
// *** The code below must match HexagonInstrFormat*.td *** //
31
32
// Insn types.
33
// *** Must match HexagonInstrFormat*.td ***
34
enum
Type
{
35
TypePSEUDO
= 0,
36
TypeALU32
= 1,
37
TypeCR
= 2,
38
TypeJR
= 3,
39
TypeJ
= 4,
40
TypeLD
= 5,
41
TypeST
= 6,
42
TypeSYSTEM
= 7,
43
TypeXTYPE
= 8,
44
TypeV4LDST
= 9,
45
TypeNV
= 10,
46
TypeDUPLEX
= 11,
47
TypeCOMPOUND
= 12,
48
TypeCVI_FIRST
= 13,
49
TypeCVI_VA
=
TypeCVI_FIRST
,
50
TypeCVI_VA_DV
= 14,
51
TypeCVI_VX
= 15,
52
TypeCVI_VX_DV
= 16,
53
TypeCVI_VP
= 17,
54
TypeCVI_VP_VS
= 18,
55
TypeCVI_VS
= 19,
56
TypeCVI_VINLANESAT
= 20,
57
TypeCVI_VM_LD
= 21,
58
TypeCVI_VM_TMP_LD
= 22,
59
TypeCVI_VM_CUR_LD
= 23,
60
TypeCVI_VM_VP_LDU
= 24,
61
TypeCVI_VM_ST
= 25,
62
TypeCVI_VM_NEW_ST
= 26,
63
TypeCVI_VM_STU
= 27,
64
TypeCVI_HIST
= 28,
65
TypeCVI_LAST
=
TypeCVI_HIST
,
66
TypePREFIX
= 30,
// Such as extenders.
67
TypeENDLOOP
= 31
// Such as end of a HW loop.
68
};
69
70
enum
SubTarget
{
71
HasV2SubT
= 0xf,
72
HasV2SubTOnly
= 0x1,
73
NoV2SubT
= 0x0,
74
HasV3SubT
= 0xe,
75
HasV3SubTOnly
= 0x2,
76
NoV3SubT
= 0x1,
77
HasV4SubT
= 0xc,
78
NoV4SubT
= 0x3,
79
HasV5SubT
= 0x8,
80
NoV5SubT
= 0x7
81
};
82
83
enum
AddrMode
{
84
NoAddrMode
= 0,
// No addressing mode
85
Absolute
= 1,
// Absolute addressing mode
86
AbsoluteSet
= 2,
// Absolute set addressing mode
87
BaseImmOffset
= 3,
// Indirect with offset
88
BaseLongOffset
= 4,
// Indirect with long offset
89
BaseRegOffset
= 5,
// Indirect with register offset
90
PostInc
= 6
// Post increment addressing mode
91
};
92
93
// MemAccessSize is represented as 1+log2(N) where N is size in bits.
94
enum class
MemAccessSize
{
95
NoMemAccess
= 0,
// Not a memory access instruction.
96
ByteAccess
= 1,
// Byte access instruction (memb).
97
HalfWordAccess
= 2,
// Half word access instruction (memh).
98
WordAccess
= 3,
// Word access instruction (memw).
99
DoubleWordAccess
= 4,
// Double word access instruction (memd)
100
// 5, // We do not have a 16 byte vector access.
101
Vector64Access
= 7,
// 64 Byte vector access instruction (vmem).
102
Vector128Access
= 8
// 128 Byte vector access instruction (vmem).
103
};
104
105
// MCInstrDesc TSFlags
106
// *** Must match HexagonInstrFormat*.td ***
107
enum
{
108
// This 5-bit field describes the insn type.
109
TypePos
= 0,
110
TypeMask
= 0x1f,
111
112
// Solo instructions.
113
SoloPos
= 5,
114
SoloMask
= 0x1,
115
// Packed only with A or X-type instructions.
116
SoloAXPos
= 6,
117
SoloAXMask
= 0x1,
118
// Only A-type instruction in first slot or nothing.
119
SoloAin1Pos
= 7,
120
SoloAin1Mask
= 0x1,
121
122
// Predicated instructions.
123
PredicatedPos
= 8,
124
PredicatedMask
= 0x1,
125
PredicatedFalsePos
= 9,
126
PredicatedFalseMask
= 0x1,
127
PredicatedNewPos
= 10,
128
PredicatedNewMask
= 0x1,
129
PredicateLatePos
= 11,
130
PredicateLateMask
= 0x1,
131
132
// New-Value consumer instructions.
133
NewValuePos
= 12,
134
NewValueMask
= 0x1,
135
// New-Value producer instructions.
136
hasNewValuePos
= 13,
137
hasNewValueMask
= 0x1,
138
// Which operand consumes or produces a new value.
139
NewValueOpPos
= 14,
140
NewValueOpMask
= 0x7,
141
// Stores that can become new-value stores.
142
mayNVStorePos
= 17,
143
mayNVStoreMask
= 0x1,
144
// New-value store instructions.
145
NVStorePos
= 18,
146
NVStoreMask
= 0x1,
147
// Loads that can become current-value loads.
148
mayCVLoadPos
= 19,
149
mayCVLoadMask
= 0x1,
150
// Current-value load instructions.
151
CVLoadPos
= 20,
152
CVLoadMask
= 0x1,
153
154
// Extendable insns.
155
ExtendablePos
= 21,
156
ExtendableMask
= 0x1,
157
// Insns must be extended.
158
ExtendedPos
= 22,
159
ExtendedMask
= 0x1,
160
// Which operand may be extended.
161
ExtendableOpPos
= 23,
162
ExtendableOpMask
= 0x7,
163
// Signed or unsigned range.
164
ExtentSignedPos
= 26,
165
ExtentSignedMask
= 0x1,
166
// Number of bits of range before extending operand.
167
ExtentBitsPos
= 27,
168
ExtentBitsMask
= 0x1f,
169
// Alignment power-of-two before extending operand.
170
ExtentAlignPos
= 32,
171
ExtentAlignMask
= 0x3,
172
173
// Valid subtargets
174
validSubTargetPos
= 34,
175
validSubTargetMask
= 0xf,
176
177
// Addressing mode for load/store instructions.
178
AddrModePos
= 40,
179
AddrModeMask
= 0x7,
180
// Access size for load/store instructions.
181
MemAccessSizePos
= 43,
182
MemAccesSizeMask
= 0xf,
183
184
// Branch predicted taken.
185
TakenPos
= 47,
186
TakenMask
= 0x1,
187
188
// Floating-point instructions.
189
FPPos
= 48,
190
FPMask
= 0x1,
191
192
// New-Value producer-2 instructions.
193
hasNewValuePos2
= 50,
194
hasNewValueMask2
= 0x1,
195
196
// Which operand consumes or produces a new value.
197
NewValueOpPos2
= 51,
198
NewValueOpMask2
= 0x7,
199
200
// Accumulator instructions.
201
AccumulatorPos
= 54,
202
AccumulatorMask
= 0x1,
203
204
// Complex XU, prevent xu competition by preferring slot3
205
PrefersSlot3Pos
= 55,
206
PrefersSlot3Mask
= 0x1,
207
208
CofMax1Pos
= 60,
209
CofMax1Mask
= 0x1
210
};
211
212
// *** The code above must match HexagonInstrFormat*.td *** //
213
214
// Hexagon specific MO operand flag mask.
215
enum
HexagonMOTargetFlagVal
{
216
//===------------------------------------------------------------------===//
217
// Hexagon Specific MachineOperand flags.
218
MO_NO_FLAG
,
219
220
HMOTF_ConstExtended
= 1,
221
222
/// MO_PCREL - On a symbol operand, indicates a PC-relative relocation
223
/// Used for computing a global address for PIC compilations
224
MO_PCREL
,
225
226
/// MO_GOT - Indicates a GOT-relative relocation
227
MO_GOT
,
228
229
// Low or high part of a symbol.
230
MO_LO16
,
MO_HI16
,
231
232
// Offset from the base of the SDA.
233
MO_GPREL
,
234
235
// MO_GDGOT - indicates GOT relative relocation for TLS
236
// GeneralDynamic method
237
MO_GDGOT
,
238
239
// MO_GDPLT - indicates PLT relative relocation for TLS
240
// GeneralDynamic method
241
MO_GDPLT
,
242
243
// MO_IE - indicates non PIC relocation for TLS
244
// Initial Executable method
245
MO_IE
,
246
247
// MO_IEGOT - indicates PIC relocation for TLS
248
// Initial Executable method
249
MO_IEGOT
,
250
251
// MO_TPREL - indicates relocation for TLS
252
// local Executable method
253
MO_TPREL
254
};
255
256
// Hexagon Sub-instruction classes.
257
enum
SubInstructionGroup
{
258
HSIG_None
= 0,
259
HSIG_L1
,
260
HSIG_L2
,
261
HSIG_S1
,
262
HSIG_S2
,
263
HSIG_A
,
264
HSIG_Compound
265
};
266
267
// Hexagon Compound classes.
268
enum
CompoundGroup
{
269
HCG_None
= 0,
270
HCG_A
,
271
HCG_B
,
272
HCG_C
273
};
274
275
enum
InstParseBits
{
276
INST_PARSE_MASK
= 0x0000c000,
277
INST_PARSE_PACKET_END
= 0x0000c000,
278
INST_PARSE_LOOP_END
= 0x00008000,
279
INST_PARSE_NOT_END
= 0x00004000,
280
INST_PARSE_DUPLEX
= 0x00000000,
281
INST_PARSE_EXTENDER
= 0x00000000
282
};
283
284
enum
InstIClassBits
:
unsigned
{
285
INST_ICLASS_MASK
= 0xf0000000,
286
INST_ICLASS_EXTENDER
= 0x00000000,
287
INST_ICLASS_J_1
= 0x10000000,
288
INST_ICLASS_J_2
= 0x20000000,
289
INST_ICLASS_LD_ST_1
= 0x30000000,
290
INST_ICLASS_LD_ST_2
= 0x40000000,
291
INST_ICLASS_J_3
= 0x50000000,
292
INST_ICLASS_CR
= 0x60000000,
293
INST_ICLASS_ALU32_1
= 0x70000000,
294
INST_ICLASS_XTYPE_1
= 0x80000000,
295
INST_ICLASS_LD
= 0x90000000,
296
INST_ICLASS_ST
= 0xa0000000,
297
INST_ICLASS_ALU32_2
= 0xb0000000,
298
INST_ICLASS_XTYPE_2
= 0xc0000000,
299
INST_ICLASS_XTYPE_3
= 0xd0000000,
300
INST_ICLASS_XTYPE_4
= 0xe0000000,
301
INST_ICLASS_ALU32_3
= 0xf0000000
302
};
303
304
}
// End namespace HexagonII.
305
306
}
// End namespace llvm.
307
308
#endif
llvm::HexagonII::MemAccessSize::ByteAccess
llvm::HexagonII::INST_ICLASS_XTYPE_3
Definition:
HexagonBaseInfo.h:299
llvm::HexagonII::TypeCVI_VINLANESAT
Definition:
HexagonBaseInfo.h:56
llvm::HexagonII::TypeCVI_VM_CUR_LD
Definition:
HexagonBaseInfo.h:59
llvm::HexagonII::HSIG_Compound
Definition:
HexagonBaseInfo.h:264
llvm::HexagonII::NVStoreMask
Definition:
HexagonBaseInfo.h:146
llvm::HexagonII::AddrModeMask
Definition:
HexagonBaseInfo.h:179
llvm::HexagonII::ExtentSignedPos
Definition:
HexagonBaseInfo.h:164
llvm::HexagonII::MemAccessSize
MemAccessSize
Definition:
HexagonBaseInfo.h:94
llvm::HexagonII::SoloMask
Definition:
HexagonBaseInfo.h:114
llvm::HexagonII::INST_ICLASS_ALU32_1
Definition:
HexagonBaseInfo.h:293
llvm::HexagonII::TypeCVI_VX
Definition:
HexagonBaseInfo.h:51
llvm::HexagonII::TypeSYSTEM
Definition:
HexagonBaseInfo.h:42
llvm::HexagonII::HSIG_S1
Definition:
HexagonBaseInfo.h:261
llvm::HexagonII::MO_NO_FLAG
Definition:
HexagonBaseInfo.h:218
llvm::HexagonII::AbsoluteSet
Definition:
HexagonBaseInfo.h:86
llvm::HexagonII::hasNewValueMask
Definition:
HexagonBaseInfo.h:137
llvm::HexagonII::PrefersSlot3Pos
Definition:
HexagonBaseInfo.h:205
llvm::HexagonII::TypeNV
Definition:
HexagonBaseInfo.h:45
llvm::HexagonII::InstIClassBits
InstIClassBits
Definition:
HexagonBaseInfo.h:284
llvm::HexagonII::validSubTargetPos
Definition:
HexagonBaseInfo.h:174
llvm::HexagonII::TypeCVI_FIRST
Definition:
HexagonBaseInfo.h:48
llvm::HexagonII::TypeCVI_VP_VS
Definition:
HexagonBaseInfo.h:54
llvm::HexagonII::TypeALU32
Definition:
HexagonBaseInfo.h:36
llvm::HexagonII::NewValueOpPos
Definition:
HexagonBaseInfo.h:139
llvm::HexagonII::ExtendablePos
Definition:
HexagonBaseInfo.h:155
llvm::HexagonII::CofMax1Mask
Definition:
HexagonBaseInfo.h:209
llvm::HexagonII::NoAddrMode
Definition:
HexagonBaseInfo.h:84
llvm::HexagonII::NewValueMask
Definition:
HexagonBaseInfo.h:134
llvm::HexagonII::SoloAin1Pos
Definition:
HexagonBaseInfo.h:119
llvm::HexagonII::PredicateLatePos
Definition:
HexagonBaseInfo.h:129
llvm::HexagonII::TypeJ
Definition:
HexagonBaseInfo.h:39
llvm::HexagonII::TypeXTYPE
Definition:
HexagonBaseInfo.h:43
llvm::HexagonII::hasNewValuePos2
Definition:
HexagonBaseInfo.h:193
llvm::HexagonII::TypeCVI_VM_LD
Definition:
HexagonBaseInfo.h:57
llvm::HexagonII::TypePREFIX
Definition:
HexagonBaseInfo.h:66
llvm::HexagonII::INST_ICLASS_XTYPE_1
Definition:
HexagonBaseInfo.h:294
llvm::HexagonII::SoloPos
Definition:
HexagonBaseInfo.h:113
llvm::HexagonII::SubInstructionGroup
SubInstructionGroup
Definition:
HexagonBaseInfo.h:257
llvm::HexagonII::PredicatedFalseMask
Definition:
HexagonBaseInfo.h:126
llvm::HexagonII::PrefersSlot3Mask
Definition:
HexagonBaseInfo.h:206
llvm::HexagonII::CVLoadPos
Definition:
HexagonBaseInfo.h:151
llvm::HexagonII::Absolute
Definition:
HexagonBaseInfo.h:85
llvm::HexagonII::HasV2SubT
Definition:
HexagonBaseInfo.h:71
llvm::HexagonII::TypePos
Definition:
HexagonBaseInfo.h:109
llvm::HexagonII::CompoundGroup
CompoundGroup
Definition:
HexagonBaseInfo.h:268
llvm::HexagonII::MO_TPREL
Definition:
HexagonBaseInfo.h:253
llvm::HexagonII::AccumulatorMask
Definition:
HexagonBaseInfo.h:202
llvm::HexagonII::MemAccessSizePos
Definition:
HexagonBaseInfo.h:181
llvm::HexagonII::INST_PARSE_EXTENDER
Definition:
HexagonBaseInfo.h:281
llvm::HexagonII::HCG_B
Definition:
HexagonBaseInfo.h:271
llvm::HexagonII::TypePSEUDO
Definition:
HexagonBaseInfo.h:35
llvm::HexagonII::ExtendableOpMask
Definition:
HexagonBaseInfo.h:162
llvm::HexagonII::NoV3SubT
Definition:
HexagonBaseInfo.h:76
llvm::HexagonII::SubTarget
SubTarget
Definition:
HexagonBaseInfo.h:70
llvm::HexagonII::TypeCR
Definition:
HexagonBaseInfo.h:37
llvm::HexagonII::INST_ICLASS_ST
Definition:
HexagonBaseInfo.h:296
llvm::HexagonII::HSIG_S2
Definition:
HexagonBaseInfo.h:262
llvm::HexagonII::mayCVLoadMask
Definition:
HexagonBaseInfo.h:149
llvm::HexagonII::AddrMode
AddrMode
Definition:
HexagonBaseInfo.h:83
llvm::HexagonII::ExtendedPos
Definition:
HexagonBaseInfo.h:158
llvm::HexagonII::FPMask
Definition:
HexagonBaseInfo.h:190
llvm::HexagonII::HMOTF_ConstExtended
Definition:
HexagonBaseInfo.h:220
llvm::HexagonII::TypeCVI_VA_DV
Definition:
HexagonBaseInfo.h:50
llvm::HexagonII::TypeCOMPOUND
Definition:
HexagonBaseInfo.h:47
llvm::HexagonII::HasV3SubTOnly
Definition:
HexagonBaseInfo.h:75
llvm::HexagonII::INST_ICLASS_XTYPE_4
Definition:
HexagonBaseInfo.h:300
llvm::HexagonII::TypeMask
Definition:
HexagonBaseInfo.h:110
llvm::HexagonII::HCG_None
Definition:
HexagonBaseInfo.h:269
llvm::HexagonII::TypeJR
Definition:
HexagonBaseInfo.h:38
llvm::HexagonII::TypeCVI_HIST
Definition:
HexagonBaseInfo.h:64
llvm::HexagonII::TakenMask
Definition:
HexagonBaseInfo.h:186
llvm::HexagonII::MO_HI16
Definition:
HexagonBaseInfo.h:230
llvm::HexagonII::INST_PARSE_DUPLEX
Definition:
HexagonBaseInfo.h:280
llvm::HexagonII::TypeENDLOOP
Definition:
HexagonBaseInfo.h:67
llvm::HexagonII::HCG_A
Definition:
HexagonBaseInfo.h:270
llvm::HexagonII::MemAccessSize::NoMemAccess
llvm::HexagonII::TypeCVI_VM_TMP_LD
Definition:
HexagonBaseInfo.h:58
llvm::HexagonII::SoloAXPos
Definition:
HexagonBaseInfo.h:116
llvm::HexagonII::TypeCVI_VM_NEW_ST
Definition:
HexagonBaseInfo.h:62
llvm::HexagonII::ExtentBitsMask
Definition:
HexagonBaseInfo.h:168
llvm::HexagonII::FPPos
Definition:
HexagonBaseInfo.h:189
llvm::HexagonII::TypeCVI_VS
Definition:
HexagonBaseInfo.h:55
llvm::HexagonII::CofMax1Pos
Definition:
HexagonBaseInfo.h:208
llvm::HexagonII::MO_LO16
Definition:
HexagonBaseInfo.h:230
llvm::HexagonII::INST_ICLASS_XTYPE_2
Definition:
HexagonBaseInfo.h:298
llvm::HexagonII::NewValueOpMask
Definition:
HexagonBaseInfo.h:140
llvm::HexagonII::MO_IE
Definition:
HexagonBaseInfo.h:245
llvm::HexagonII::AddrModePos
Definition:
HexagonBaseInfo.h:178
llvm::HexagonII::CVLoadMask
Definition:
HexagonBaseInfo.h:152
llvm::HexagonII::PredicatedPos
Definition:
HexagonBaseInfo.h:123
llvm::HexagonII::HSIG_None
Definition:
HexagonBaseInfo.h:258
llvm::HexagonII::HasV3SubT
Definition:
HexagonBaseInfo.h:74
llvm::HexagonII::TypeV4LDST
Definition:
HexagonBaseInfo.h:44
llvm::HexagonII::ExtendableOpPos
Definition:
HexagonBaseInfo.h:161
llvm::HexagonII::PredicatedNewPos
Definition:
HexagonBaseInfo.h:127
llvm::HexagonII::MemAccessSize::HalfWordAccess
llvm::HexagonII::MemAccesSizeMask
Definition:
HexagonBaseInfo.h:182
llvm::HexagonII::INST_ICLASS_LD_ST_2
Definition:
HexagonBaseInfo.h:290
llvm::HexagonII::ExtendableMask
Definition:
HexagonBaseInfo.h:156
llvm::HexagonII::HasV2SubTOnly
Definition:
HexagonBaseInfo.h:72
llvm::HexagonII::ExtentSignedMask
Definition:
HexagonBaseInfo.h:165
llvm::HexagonII::ExtendedMask
Definition:
HexagonBaseInfo.h:159
llvm::HexagonII::INST_ICLASS_J_1
Definition:
HexagonBaseInfo.h:287
llvm::HexagonII::TakenPos
Definition:
HexagonBaseInfo.h:185
llvm::HexagonII::NoV4SubT
Definition:
HexagonBaseInfo.h:78
llvm::HexagonII::hasNewValuePos
Definition:
HexagonBaseInfo.h:136
llvm::HexagonII::PredicatedFalsePos
Definition:
HexagonBaseInfo.h:125
llvm::HexagonII::NoV2SubT
Definition:
HexagonBaseInfo.h:73
llvm::HexagonII::AccumulatorPos
Definition:
HexagonBaseInfo.h:201
llvm::HexagonII::MO_IEGOT
Definition:
HexagonBaseInfo.h:249
llvm::HexagonII::INST_ICLASS_ALU32_2
Definition:
HexagonBaseInfo.h:297
llvm::HexagonII::INST_ICLASS_EXTENDER
Definition:
HexagonBaseInfo.h:286
llvm::HexagonII::BaseLongOffset
Definition:
HexagonBaseInfo.h:88
llvm::HexagonII::INST_ICLASS_CR
Definition:
HexagonBaseInfo.h:292
llvm::HexagonII::INST_ICLASS_J_3
Definition:
HexagonBaseInfo.h:291
llvm::HexagonII::INST_PARSE_NOT_END
Definition:
HexagonBaseInfo.h:279
llvm::HexagonII::PredicateLateMask
Definition:
HexagonBaseInfo.h:130
llvm::HexagonII::validSubTargetMask
Definition:
HexagonBaseInfo.h:175
llvm::HexagonII::TypeDUPLEX
Definition:
HexagonBaseInfo.h:46
ErrorHandling.h
llvm::HexagonII::INST_ICLASS_J_2
Definition:
HexagonBaseInfo.h:288
llvm::HexagonII::MO_PCREL
MO_PCREL - On a symbol operand, indicates a PC-relative relocation Used for computing a global addres...
Definition:
HexagonBaseInfo.h:224
llvm::HexagonII::TypeCVI_LAST
Definition:
HexagonBaseInfo.h:65
llvm::HexagonII::TypeCVI_VM_ST
Definition:
HexagonBaseInfo.h:61
llvm::HexagonII::INST_ICLASS_ALU32_3
Definition:
HexagonBaseInfo.h:301
llvm::HexagonII::TypeCVI_VM_VP_LDU
Definition:
HexagonBaseInfo.h:60
llvm::HexagonII::HexagonMOTargetFlagVal
HexagonMOTargetFlagVal
Definition:
HexagonBaseInfo.h:215
llvm::HexagonII::INST_ICLASS_LD_ST_1
Definition:
HexagonBaseInfo.h:289
llvm::HexagonII::mayNVStorePos
Definition:
HexagonBaseInfo.h:142
llvm::HexagonII::Type
Type
Definition:
HexagonBaseInfo.h:34
llvm::HexagonII::SoloAXMask
Definition:
HexagonBaseInfo.h:117
llvm::HexagonII::SoloAin1Mask
Definition:
HexagonBaseInfo.h:120
llvm::HexagonII::HSIG_A
Definition:
HexagonBaseInfo.h:263
llvm::HexagonII::MemAccessSize::Vector128Access
llvm::HexagonII::TypeCVI_VX_DV
Definition:
HexagonBaseInfo.h:52
llvm::HexagonII::INST_ICLASS_LD
Definition:
HexagonBaseInfo.h:295
llvm::HexagonII::BaseImmOffset
Definition:
HexagonBaseInfo.h:87
llvm::HexagonII::NewValuePos
Definition:
HexagonBaseInfo.h:133
llvm::HexagonII::MO_GOT
MO_GOT - Indicates a GOT-relative relocation.
Definition:
HexagonBaseInfo.h:227
llvm::HexagonII::mayCVLoadPos
Definition:
HexagonBaseInfo.h:148
llvm::HexagonII::HasV4SubT
Definition:
HexagonBaseInfo.h:77
llvm::HexagonII::mayNVStoreMask
Definition:
HexagonBaseInfo.h:143
llvm::HexagonII::HCG_C
Definition:
HexagonBaseInfo.h:272
llvm::HexagonII::MemAccessSize::Vector64Access
llvm::HexagonII::MO_GDPLT
Definition:
HexagonBaseInfo.h:241
llvm::HexagonII::NVStorePos
Definition:
HexagonBaseInfo.h:145
llvm::HexagonII::INST_PARSE_PACKET_END
Definition:
HexagonBaseInfo.h:277
llvm::HexagonII::InstParseBits
InstParseBits
Definition:
HexagonBaseInfo.h:275
llvm::HexagonII::hasNewValueMask2
Definition:
HexagonBaseInfo.h:194
llvm::HexagonII::INST_PARSE_LOOP_END
Definition:
HexagonBaseInfo.h:278
llvm::HexagonII::NewValueOpPos2
Definition:
HexagonBaseInfo.h:197
llvm::HexagonII::HasV5SubT
Definition:
HexagonBaseInfo.h:79
llvm::HexagonII::HSIG_L1
Definition:
HexagonBaseInfo.h:259
HexagonMCTargetDesc.h
llvm::HexagonII::MO_GDGOT
Definition:
HexagonBaseInfo.h:237
llvm::HexagonII::MO_GPREL
Definition:
HexagonBaseInfo.h:233
llvm::HexagonII::MemAccessSize::DoubleWordAccess
llvm::HexagonII::BaseRegOffset
Definition:
HexagonBaseInfo.h:89
llvm::HexagonII::TypeCVI_VA
Definition:
HexagonBaseInfo.h:49
llvm::HexagonII::MemAccessSize::WordAccess
llvm::HexagonII::PredicatedNewMask
Definition:
HexagonBaseInfo.h:128
llvm::HexagonII::NewValueOpMask2
Definition:
HexagonBaseInfo.h:198
llvm::HexagonII::INST_ICLASS_MASK
Definition:
HexagonBaseInfo.h:285
llvm::HexagonII::ExtentAlignPos
Definition:
HexagonBaseInfo.h:170
llvm::HexagonII::TypeST
Definition:
HexagonBaseInfo.h:41
llvm::HexagonII::PostInc
Definition:
HexagonBaseInfo.h:90
llvm::HexagonII::INST_PARSE_MASK
Definition:
HexagonBaseInfo.h:276
llvm::HexagonII::ExtentBitsPos
Definition:
HexagonBaseInfo.h:167
llvm::HexagonII::TypeLD
Definition:
HexagonBaseInfo.h:40
llvm::HexagonII::PredicatedMask
Definition:
HexagonBaseInfo.h:124
llvm::HexagonII::ExtentAlignMask
Definition:
HexagonBaseInfo.h:171
llvm::HexagonII::HSIG_L2
Definition:
HexagonBaseInfo.h:260
llvm::HexagonII::TypeCVI_VP
Definition:
HexagonBaseInfo.h:53
llvm::HexagonII::NoV5SubT
Definition:
HexagonBaseInfo.h:80
llvm::HexagonII::TypeCVI_VM_STU
Definition:
HexagonBaseInfo.h:63
Generated on Wed Mar 8 2017 17:09:32 for LLVM by
1.8.6