LCOV - code coverage report
Current view: top level - lib/CodeGen - DeadMachineInstructionElim.cpp (source / functions) Hit Total Coverage
Test: llvm-toolchain.info Lines: 50 50 100.0 %
Date: 2018-10-20 13:21:21 Functions: 6 6 100.0 %
Legend: Lines: hit not hit

          Line data    Source code
       1             : //===- DeadMachineInstructionElim.cpp - Remove dead machine instructions --===//
       2             : //
       3             : //                     The LLVM Compiler Infrastructure
       4             : //
       5             : // This file is distributed under the University of Illinois Open Source
       6             : // License. See LICENSE.TXT for details.
       7             : //
       8             : //===----------------------------------------------------------------------===//
       9             : //
      10             : // This is an extremely simple MachineInstr-level dead-code-elimination pass.
      11             : //
      12             : //===----------------------------------------------------------------------===//
      13             : 
      14             : #include "llvm/ADT/Statistic.h"
      15             : #include "llvm/CodeGen/MachineFunctionPass.h"
      16             : #include "llvm/CodeGen/MachineRegisterInfo.h"
      17             : #include "llvm/CodeGen/Passes.h"
      18             : #include "llvm/CodeGen/TargetSubtargetInfo.h"
      19             : #include "llvm/Pass.h"
      20             : #include "llvm/Support/Debug.h"
      21             : #include "llvm/Support/raw_ostream.h"
      22             : 
      23             : using namespace llvm;
      24             : 
      25             : #define DEBUG_TYPE "dead-mi-elimination"
      26             : 
      27             : STATISTIC(NumDeletes,          "Number of dead instructions deleted");
      28             : 
      29             : namespace {
      30             :   class DeadMachineInstructionElim : public MachineFunctionPass {
      31             :     bool runOnMachineFunction(MachineFunction &MF) override;
      32             : 
      33             :     const TargetRegisterInfo *TRI;
      34             :     const MachineRegisterInfo *MRI;
      35             :     const TargetInstrInfo *TII;
      36             :     BitVector LivePhysRegs;
      37             : 
      38             :   public:
      39             :     static char ID; // Pass identification, replacement for typeid
      40       45479 :     DeadMachineInstructionElim() : MachineFunctionPass(ID) {
      41       45479 :      initializeDeadMachineInstructionElimPass(*PassRegistry::getPassRegistry());
      42       45479 :     }
      43             : 
      44       45104 :     void getAnalysisUsage(AnalysisUsage &AU) const override {
      45       45104 :       AU.setPreservesCFG();
      46       45104 :       MachineFunctionPass::getAnalysisUsage(AU);
      47       45104 :     }
      48             : 
      49             :   private:
      50             :     bool isDead(const MachineInstr *MI) const;
      51             :   };
      52             : }
      53             : char DeadMachineInstructionElim::ID = 0;
      54             : char &llvm::DeadMachineInstructionElimID = DeadMachineInstructionElim::ID;
      55             : 
      56      130626 : INITIALIZE_PASS(DeadMachineInstructionElim, DEBUG_TYPE,
      57             :                 "Remove dead machine instructions", false, false)
      58             : 
      59    10483721 : bool DeadMachineInstructionElim::isDead(const MachineInstr *MI) const {
      60             :   // Technically speaking inline asm without side effects and no defs can still
      61             :   // be deleted. But there is so much bad inline asm code out there, we should
      62             :   // let them be.
      63    10483721 :   if (MI->isInlineAsm())
      64             :     return false;
      65             : 
      66             :   // Don't delete frame allocation labels.
      67    10454306 :   if (MI->getOpcode() == TargetOpcode::LOCAL_ESCAPE)
      68             :     return false;
      69             : 
      70             :   // Don't delete instructions with side effects.
      71    10454272 :   bool SawStore = false;
      72    10454272 :   if (!MI->isSafeToMove(nullptr, SawStore) && !MI->isPHI())
      73             :     return false;
      74             : 
      75             :   // Examine each operand.
      76     9343844 :   for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
      77     9107101 :     const MachineOperand &MO = MI->getOperand(i);
      78     9107101 :     if (MO.isReg() && MO.isDef()) {
      79     7148745 :       unsigned Reg = MO.getReg();
      80     7148745 :       if (TargetRegisterInfo::isPhysicalRegister(Reg)) {
      81             :         // Don't delete live physreg defs, or any reserved register defs.
      82     1434962 :         if (LivePhysRegs.test(Reg) || MRI->isReserved(Reg))
      83             :           return false;
      84             :       } else {
      85     5713783 :         if (!MRI->use_nodbg_empty(Reg))
      86             :           // This def has a non-debug use. Don't delete the instruction!
      87             :           return false;
      88             :       }
      89             :     }
      90             :   }
      91             : 
      92             :   // If there are no defs with uses, the instruction is dead.
      93             :   return true;
      94             : }
      95             : 
      96      442259 : bool DeadMachineInstructionElim::runOnMachineFunction(MachineFunction &MF) {
      97      442259 :   if (skipFunction(MF.getFunction()))
      98             :     return false;
      99             : 
     100             :   bool AnyChanges = false;
     101      441880 :   MRI = &MF.getRegInfo();
     102      441880 :   TRI = MF.getSubtarget().getRegisterInfo();
     103      441880 :   TII = MF.getSubtarget().getInstrInfo();
     104             : 
     105             :   // Loop over all instructions in all blocks, from bottom to top, so that it's
     106             :   // more likely that chains of dependent but ultimately dead instructions will
     107             :   // be cleaned up.
     108     1382440 :   for (MachineBasicBlock &MBB : make_range(MF.rbegin(), MF.rend())) {
     109             :     // Start out assuming that reserved registers are live out of this block.
     110     1881120 :     LivePhysRegs = MRI->getReservedRegs();
     111             : 
     112             :     // Add live-ins from successors to LivePhysRegs. Normally, physregs are not
     113             :     // live across blocks, but some targets (x86) can have flags live out of a
     114             :     // block.
     115             :     for (MachineBasicBlock::succ_iterator S = MBB.succ_begin(),
     116     1619926 :            E = MBB.succ_end(); S != E; S++)
     117     1532526 :       for (const auto &LI : (*S)->liveins())
     118      173796 :         LivePhysRegs.set(LI.PhysReg);
     119             : 
     120             :     // Now scan the instructions and delete dead ones, tracking physreg
     121             :     // liveness as we go.
     122             :     for (MachineBasicBlock::reverse_iterator MII = MBB.rbegin(),
     123    11424282 :          MIE = MBB.rend(); MII != MIE; ) {
     124             :       MachineInstr *MI = &*MII++;
     125             : 
     126             :       // If the instruction is dead, delete it!
     127    10483720 :       if (isDead(MI)) {
     128             :         LLVM_DEBUG(dbgs() << "DeadMachineInstructionElim: DELETING: " << *MI);
     129             :         // It is possible that some DBG_VALUE instructions refer to this
     130             :         // instruction.  They get marked as undef and will be deleted
     131             :         // in the live debug variable analysis.
     132      236743 :         MI->eraseFromParentAndMarkDBGValuesForRemoval();
     133             :         AnyChanges = true;
     134             :         ++NumDeletes;
     135      236743 :         continue;
     136             :       }
     137             : 
     138             :       // Record the physreg defs.
     139    52787614 :       for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
     140    42540636 :         const MachineOperand &MO = MI->getOperand(i);
     141    42540636 :         if (MO.isReg() && MO.isDef()) {
     142     9887663 :           unsigned Reg = MO.getReg();
     143     9887663 :           if (TargetRegisterInfo::isPhysicalRegister(Reg)) {
     144             :             // Check the subreg set, not the alias set, because a def
     145             :             // of a super-register may still be partially live after
     146             :             // this def.
     147     4250104 :             for (MCSubRegIterator SR(Reg, TRI,/*IncludeSelf=*/true);
     148    14210548 :                  SR.isValid(); ++SR)
     149             :               LivePhysRegs.reset(*SR);
     150             :           }
     151    32652973 :         } else if (MO.isRegMask()) {
     152             :           // Register mask of preserved registers. All clobbers are dead.
     153      278445 :           LivePhysRegs.clearBitsNotInMask(MO.getRegMask());
     154             :         }
     155             :       }
     156             :       // Record the physreg uses, after the defs, in case a physreg is
     157             :       // both defined and used in the same instruction.
     158    52787614 :       for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
     159    42540636 :         const MachineOperand &MO = MI->getOperand(i);
     160    42540636 :         if (MO.isReg() && MO.isUse()) {
     161    18513004 :           unsigned Reg = MO.getReg();
     162    18513004 :           if (TargetRegisterInfo::isPhysicalRegister(Reg)) {
     163    37290021 :             for (MCRegAliasIterator AI(Reg, TRI, true); AI.isValid(); ++AI)
     164             :               LivePhysRegs.set(*AI);
     165             :           }
     166             :         }
     167             :       }
     168             :     }
     169             :   }
     170             : 
     171             :   LivePhysRegs.clear();
     172      441880 :   return AnyChanges;
     173             : }

Generated by: LCOV version 1.13