LLVM Bugzilla is read-only and represents the historical archive of all LLVM issues filled before November 26, 2021. Use github to submit LLVM bugs

Bug 34126 - 128-bit software floating point division does not update FP environment for hardware cores
Summary: 128-bit software floating point division does not update FP environment for h...
Status: NEW
Alias: None
Product: compiler-rt
Classification: Unclassified
Component: builtins (show other bugs)
Version: unspecified
Hardware: PC All
: P enhancement
Assignee: Unassigned LLVM Bugs
URL:
Keywords:
Depends on:
Blocks:
 
Reported: 2017-08-08 14:05 PDT by Saleem Abdulrasool
Modified: 2021-03-12 09:44 PST (History)
4 users (show)

See Also:
Fixed By Commit(s):

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description Saleem Abdulrasool 2017-08-08 14:05:43 PDT 
The 128-bit floating point division routines need to update the floating point hardware state when performing operations (e.g. division by NaN).  This needs to account for the various architectures in the target agnostic code path (e.g. targeting Cortex M3 could not do this).
Comment 1 Alexander Richardson 2021-03-01 09:58:41 PST 
It seems like none of the fp128 routines set FE_INVALID, etc. This causes failures in the math tests of FreeBSD test suite for non-x86 architectures since it means that functions such as cosl/sinl/tanl/ etc. don't set any floating point exception flags.
Comment 2 Alexander Richardson 2021-03-12 09:44:51 PST 
https://reviews.llvm.org/D98332