LLVM and Clang on the Most Powerful Supercomputer in the World

Hal Finkel

November 7, 2012
The 2012 LLVM Developers’ Meeting
1 Introduction
   • ANL and the ALCF
   • The BG/Q

2 The A2 Core and QPX

3 Porting LLVM and Clang

4 Results

5 Conclusion
What is Argonne National Laboratory

Argonne National Laboratory (ANL), located just outside of Chicago, is one of the U.S. Department of Energy’s largest national laboratories for scientific and engineering research.

We have over 1,250 scientists and engineers, and over 300 postdoctoral researchers, in 13 research divisions and 6 national scientific user facilities.
What is the Argonne Leadership Computing Facility

- The Argonne Leadership Computing Facility (ALCF) is one of two leadership computing facilities supported by the U.S. Department of Energy (DOE).
- The ALCF provides the computational science community with computing capability dedicated to breakthrough science and engineering targeting at-scale run campaigns.
- The ALCF is now home to Mira, a 10-petaflop IBM Blue Gene/Q system with 49,152 compute nodes. We also continue to operate the Intrepid, a 557-teraflop IBM Blue Gene/P system.
The Blue Gene/Q (BG/Q)

ALCF’s Mira BG/Q system:
The Blue Gene/Q (BG/Q)
# The Top500 List of Supercomputing Sites

## TOP500 List - June 2012 (1-100)

*R_{\text{max}}* and *R_{\text{peak}}* values are in TFlops. For more details about other fields, check the TOP500 description.

Power data in KW for entire system

<table>
<thead>
<tr>
<th>Rank</th>
<th>Site</th>
<th>Computer/Year Vendor</th>
<th>Cores</th>
<th><em>R_{\text{max}}</em></th>
<th><em>R_{\text{peak}}</em></th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DOE/NNSA/LLNL United States</td>
<td><strong>Sequoia</strong> - BlueGene/Q, Power BQC 16C 1.60 GHz, Custom / 2011 IBM</td>
<td>1572864</td>
<td>16324.75</td>
<td>20132.66</td>
<td>7890.0</td>
</tr>
<tr>
<td>2</td>
<td>RIKEN Advanced Institute for Computational Science (AICS) Japan</td>
<td>K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect / 2011 Fujitsu</td>
<td>705024</td>
<td>10510.00</td>
<td>11280.38</td>
<td>12659.9</td>
</tr>
<tr>
<td>3</td>
<td>DOE/SC/Argonne National Laboratory United States</td>
<td><strong>Mira</strong> - BlueGene/Q, Power BQC 16C 1.60GHz, Custom / 2012 IBM</td>
<td>786432</td>
<td>8162.38</td>
<td>10066.33</td>
<td>3945.0</td>
</tr>
<tr>
<td>4</td>
<td>Leibniz Rechenzentrum Germany</td>
<td><strong>SuperMUC</strong> - iDataPlex DX360M4, Xeon E5-2680 8C 2.70GHz, Infiniband FDR / 2012 IBM</td>
<td>147456</td>
<td>2897.00</td>
<td>3185.05</td>
<td>3422.7</td>
</tr>
</tbody>
</table>
# The Green500 List of Supercomputing Sites

Listed below are the June 2012 The Green500’s energy-efficient supercomputers ranked from 1 to 10.

<table>
<thead>
<tr>
<th>Green500 Rank</th>
<th>MFLOPS/W</th>
<th>Site*</th>
<th>Computer*</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2,100.88</td>
<td>DOE/NNSA/LLNL</td>
<td>BlueGene/Q, Power BQC 16C 1.60GHz, Custom</td>
</tr>
<tr>
<td>2</td>
<td>2,100.88</td>
<td>IBM Thomas J. Watson Research Center</td>
<td>BlueGene/Q, Power BQC 16C 1.60GHz, Custom</td>
</tr>
<tr>
<td>3</td>
<td>2,100.86</td>
<td>DOE/SC/Argonne National Laboratory</td>
<td>BlueGene/Q, Power BQC 16C 1.60GHz, Custom</td>
</tr>
</tbody>
</table>

(entries 1 through 20 are all BG/Qs; in 21st place is an Intel Xeon/MIC cluster @ 1,380.67 MFLOPS/W)
The BG/Q Node

- 16 user-accessible cores, 1 system core, and 1 spare @ 1.6 GHz (204.8 peak GFLOPS)
- 64-bit PowerPC ISA + 4-way double-precision SIMD
- 16 kB L1 D-cache, 16 kB L1 I-cache
- 32 MB shared L2 cache
  - multiversioned – supports transactional memory and speculative execution
  - built in support for atomic operations
- Dual memory controllers
  - 16 GB external 1.333 GHz DDR3
  - 42.6 GB/s DDR3 bandwidth
- Network with 5D Torus topology
  - 2 GB/s send and 2 GB/s receive
  - DMA with remote put/get and collective operations
The A2 Core

The embedded 64-bit A2 core:

- Two pipelines, one for floating point, one for everything else
- Four hardware threads; one instruction dispatched to each pipeline at each cycle from different threads
- Most instructions, including L1 load and store, don’t stall
Quad-Vector Floating-Point (QPX) extends the regular PowerPC floating-point registers to vectors of four: The scalar floating-point registers alias the first element of each corresponding vector register.

- A scalar floating-point load splats the loaded value into all vector elements.
- Single-precision floating point is supported via instruction variants that round to single precision.
QPX Instructions

- vector loads and stores, both single-precision and double-precision. Loading and storing of two “complex” values
- general permutations, alignment-based permutations (to support unaligned accesses), subvector extraction and splat
- vector loads and stores of integer values, float/int conversions (but no other integer operations)
- negate, abs, negative abs, copy sign, rounding (to single precision, to integer in various ways)
- add, sub, mul, recip. est., recip. sqrt est.
- mul-add, mul-sub, negative mul-add, negative mul-sub, various cross mul-adds for complex arithmetic
- compare less-than, compare greater-than, compare equal, test for NaN
- generalized boolean operations, vector select
QPX Booleans

In QPX, floating point values are also booleans:

- Values greater than or equal to ±0.0 are true
- Values less than 0.0 or NaN are false
- Instructions that produce booleans produce ±1.0

Instead of providing specific boolean operations, one instruction is provided that takes an arbitrary truth table:

<table>
<thead>
<tr>
<th>Extended Mnemonic</th>
<th>Equivalent</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>qvfclr</td>
<td>QRT</td>
<td>clear (set as FALSE)</td>
</tr>
<tr>
<td>qvfand</td>
<td>QRT,QR,QRB</td>
<td>and</td>
</tr>
<tr>
<td>qvfandc</td>
<td>QRT,QR,QRB</td>
<td>and complement B</td>
</tr>
<tr>
<td>qvfctfb</td>
<td>QRT,QR</td>
<td>convert to float-boolean A</td>
</tr>
<tr>
<td>qvxor</td>
<td>QRT,QR,QRB</td>
<td>xor</td>
</tr>
<tr>
<td>qvfor</td>
<td>QRT,QR,QRB</td>
<td>or</td>
</tr>
<tr>
<td>qvnor</td>
<td>QRT,QR,QRB</td>
<td>nor</td>
</tr>
<tr>
<td>qvfequ</td>
<td>QRT,QR,QRB</td>
<td>Boolean equivalent (XNOR)</td>
</tr>
<tr>
<td>qvfnot</td>
<td>QRT,QR</td>
<td>not</td>
</tr>
<tr>
<td>qvforc</td>
<td>QRT,QR,QRB</td>
<td>or complement B</td>
</tr>
<tr>
<td>qvfnand</td>
<td>QRT,QR,QRB</td>
<td>nand</td>
</tr>
<tr>
<td>qvfset</td>
<td>QRT</td>
<td>set (set as TRUE)</td>
</tr>
</tbody>
</table>
Why?

- Provide a high-performance and up-to-date C/C++ compiler over the lifetime of the machine (the fact that Clang has excellent diagnostics and a static-analysis framework makes this even more appealing)
- Provide access to other languages that use LLVM has a backend (such as Intel’s ISPC, and various scripting languages)
- Provide a platform for compiler research supporting the BG/Q
  - Autovectorization
  - Parallelization (including transactional memory and speculative execution)
  - Communication-related optimizations and distributed systems
The tagged-type diagnostics, developed by Dmitri Gribenko, are an important new feature in Clang that will greatly benefit the HPC community. To my knowledge, no other compiler can produce these kinds of warnings, and these will be extremely valuable to our users.

```
-bash-4.1$ /home/projects/llvm/mpi/clang/bin/mpicc -Wall mpit2.c
mpit2.c:18:17: warning: argument type 'char *' doesn't match specified 'MPI' type tag that requires 'double *' [-Wtype-safety]
  rc = MPI_Send(&outmsg, 1, MPI_DOUBLE, dest, tag, MPI_COMM_WORLD);
  ~~~~~~~~~ ~~~~~~~~~~~~~~~
1 warning generated.
```

The wider community can also benefit by applying the relevant attributes to, for example, some POSIX APIs.
The “Easy” Parts

- Modifications to the PowerPC backend: Register definitions, calling conventions, declaring instruction legality, patterns for basic arithmetic operations, loads and stores, etc.
- Developing an itinerary for the A2 core based on IBM’s documentation, and making associated modifications to the subtarget code
- Adapting the Hexagon hardware loops pass to do the equivalent thing for PowerPC
- Adding support for QPX intrinsics in Clang (and developing a header file compatible with the corresponding vendor-compiler intrinsics)
The More-Difficult Parts

- Developing a basic-block autovectorizer (see the presentation from the 2012 Euro-LLVM conference, and come to the BoF later at this meeting)
- Modifications to the SelectionDAG builder to loosen the critical-chain restrictions
- Adding support for v4i1 booleans to support QPX logical operations (still in progress)
- Cleaning up, modernizing and fixing bugs in the PowerPC backend (IBM has recently started to help with this)
- Fixing bugs elsewhere in LLVM exposed by the new target code
Dense matrix and vector operations:

![Graph showing performance comparison between Clang and LLVM for various tests.](image-url)
Sparse matrix and vector operations:
Vector and matrix proxy’s operations:
Dense matrix and vector operations with boost::numeric::interval:
The first few tests from the TSVC autovectorization benchmark:
The first few tests from the TSVC autovectorization benchmark (without vectorization):

![TSVC Benchmark Graph]
The first few tests from the TSVC autovectorization benchmark (without vectorization, compared to gcc for the BG/Q):
In addition to general LLVM work:

- Full support for generating all QPX instructions (will require further enhancement to the BB vectorizer and the loop vectorizer, more target-level DAG combiner enhancements, and support for the single-precision-rounded variants) and support for vendor-supplied vectorized math libraries

- More PowerPC backend enhancements: For example, better handling of condition registers (especially how they are spilled)

- **Parallelization support** (especially, but not limited to, OpenMP)

- Higher level loop transformations (using Polly)

- MPI-specific optimizations

Make LLVM (with Clang) a powerful force in HPC!
From idea to production-stable, high performance, auto-vectorizing compiler for the BG/Q is a long road (and we’re not quite there yet), and I’ve had a lot of help:

- Roman Divacky, Tobias von Koch, and others who have contributed to the PowerPC backend (now including several people from IBM’s LTC: Bill Schmidt, Will Schmidt, Ulrich Weigand, Adhemerval Zanella, and Peter Bergner)
- Tobi Grosser, Nadav Rotem, and others who have helped with development of the vectorizer
- Andy Trick, Jakob S. Olesen (for answering many questions on scheduling, register allocation, etc.)
- The LLVM and Clang development communities
- ALCF, ANL and DOE
(science areas at NERSC – from a 2009 presentation by John Shalf)