# AArch64: ARM's 64-bit architecture

Tim Northover

November 8, 2012



590

The Architecture for the Digital World®

# Outline

#### **AArch64 Architecture**

AArch64 Backend

**Testing the Backend** 

### **Interesting Curiosities**

Load-store Patterns Templated Operands Conditional Compare

### **Creating the Backend**

**Future Ideas** 



 $\exists \rightarrow b$ 

So what is AArch64 then?



 $\Delta$ 

The Architecture for the Digital World®

So what is AArch64 then?

ARM's new 64-bit architecture.



590

The Architecture for the Digital World®

- ARM's new 64-bit architecture.
- RISC-like; fixed 32-bit instruction width.



- ARM's new 64-bit architecture.
- RISC-like; fixed 32-bit instruction width.
- 31 general purpose registers, x0-x30 with 32-bit subregisters w0-w30 (+PC, +SP, +ZR)

- ARM's new 64-bit architecture.
- RISC-like; fixed 32-bit instruction width.
- 31 general purpose registers, x0-x30 with 32-bit subregisters w0-w30 (+PC, +SP, +ZR)
- Always an FPU; 32 registers, each 128-bits wide.

- ARM's new 64-bit architecture.
- RISC-like; fixed 32-bit instruction width.
- 31 general purpose registers, x0-x30 with 32-bit subregisters w0-w30 (+PC, +SP, +ZR)
- Always an FPU; 32 registers, each 128-bits wide.
- About as nice as a compiler could hope for.

# **Tiny Example**

```
int foo(int val) {
    int newval = bar(val);
    return val + newval;
}
```



The Architecture for the Digital World<sup>®</sup>

# **Tiny Example**

```
int foo(int val) {
    int newval = bar(val);
    return val + newval;
}
```

### Could compile to

```
foo:
        sp, sp, #16
  sub
        x19, x30, [sp]
  stp
        w19, w0
  mov
  bl
        bar
     w0, w0, w19
  add
  ldp
     x19, x30, [sp]
  add
        sp, sp, #16
  ret
```

<ロト < 部 ト < 臣 ト < 臣 ト



# Tiny Example

```
int foo(int val) {
    int newval = bar(val);
    return val + newval;
}
```

### Could compile to

```
foo:
 sub
        sp, sp, #16
        x19, x30, [sp]
 stp
        w19. w0
 mov
 bl
       bar
  add w0, w0, w19
 ldp
     x19, x30, [sp]
 add
        sp, sp, #16
 ret
```

```
foo:
  sub
        sp, sp, #8
       r4, r14, [sp]
  strd
       r4. r0
 mov
 bl
       bar
 add
       r0, r0, r4
 ldrd
       r4, r14, [sp]
 add
       sp, sp, #8
       l r
 bx
```

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶

The Architecture for the Digital World<sup>®</sup>



# Outline

#### AArch64 Architecture

### AArch64 Backend

**Testing the Backend** 

Interesting Curiosities Load-store Patterns Templated Operands Conditional Compare

**Creating the Backend** 

**Future Ideas** 

The Architecture for the Digital World®

・ 同 ト ・ 三 ト ・



-

What we wanted:



The Architecture for the Digital World®

What we wanted:

- LLVM backend targeting ELF output on Linux.
- Integrated assembler on by default.



590

The Architecture for the Digital World®

What we wanted:

- LLVM backend targeting ELF output on Linux.
- Integrated assembler on by default.
- Using up to date LLVM APIs and style.



What we wanted:

- LLVM backend targeting ELF output on Linux.
- Integrated assembler on by default.
- Using up to date LLVM APIs and style.
- Strong testing.
- Compiling standard-compliant C and C++.

What we wanted:

- LLVM backend targeting ELF output on Linux.
- Integrated assembler on by default.
- Using up to date LLVM APIs and style.
- Strong testing.
- Compiling standard-compliant C and C++.

What we didn't want:

- Optimisation less important (for now!).
- Features unused by C and C++ were lower priority.

イロト イポト イヨト イヨト



Sac

# AArch64 Backend: Tests Passed

- C++98 and C99 well supported.
- SPEC2000 and SPEC2006 run successfully (e.g. gcc, perl).
- Self-built clang and LLVM pass the regression testsuite, both as shared libraries and static (takes 12 hours to run on a model).
- NEON work ongoing, but not ready for use.
- LLVM testsuite has about 10 failures.
- MC Hammer passes on scalar instructions (see later).

イロト イポト イヨト

There's a model and basic Linux filesystem available at http://www.linaro.org/engineering/armv8/

- Model of a fixed, reasonably complete system.
- Linux filesystem (OpenEmbedded) to boot it.
- Toolchain for headers, linkers, ...
- Used for our internal tests currently.

Try to compile your favourite program! See what breaks it!

・ コ ト ・ 雪 ト ・ ヨ ト ・

# Outline

#### AArch64 Architecture

### AArch64 Backend

### **Testing the Backend**

Interesting Curiosities Load-store Patterns Templated Operands Conditional Compare

**Creating the Backend** 

**Future Ideas** 

The Architecture for the Digital World®

Image: A math a math



# Lower Level Testing: MC Hammer

- Implemented by Richard Barton and presented at Euro-LLVM.
- Idea: automatically test all 32-bit bitpatterns against another (independent) implementation.
- Ensures InstPrinter, AsmParser, Disassembler and MCCodeEmitter are consistent and correct.
- Covers all bitpatterns, but only checks *valid* assembly.

Image: A math a math

# MC Hammer on AArch64

How did it help us?

- Executed on all builds for all scalar instructions.
- Directed us towards the useful regression tests.
- Still need good regression tests to save time and (hopefully) prevent any bad commit.

# **Testing the Hard Parts: Relocations**

- Do the numbers match? Are they filtered through the umpteen layers of indirection properly? E.g.
  - $\texttt{MO\_L012} \rightarrow \texttt{VK\_AARCH64\_L012}$ 
    - $\rightarrow$  fixup\_a64\_add\_lo12
    - $\rightarrow$  R\_AARCH64\_ADD\_ABS\_L012\_NC
    - $\rightarrow$  0x115
- I think so, but...
- Have to run both llvm-objdump (check names) and elf-dump (check numerics) to test everything.

・ロト ・ 同 ト ・ ヨ ト ・

# **Testing the Hard Parts: CodeGen**

- Can never be quite sure about all the edge cases.
- Regression tests for each pattern, of course.
- No revolutionary new solution here.
- Ultimately, running real code is the only way.

# **Testing the Hard Parts: Misc**

### 1 Exceptions

- In principle, straightforward DWARF style on AArch64.
- But, small model: code and data in single 4GB space.
- Implies relocations need 64-bit (even PC-relative need +4GB and -4GB).
- Took a couple of tries, mixed in with link-time failures.

590

# **Testing the Hard Parts: Misc**

### 1 Exceptions

- In principle, straightforward DWARF style on AArch64.
- But, small model: code and data in single 4GB space.
- Implies relocations need 64-bit (even PC-relative need +4GB and -4GB).
- Took a couple of tries, mixed in with link-time failures.
- 2 Debugging information
  - Another one that can look OK but be wrong.
  - Even harder to test beyond "Looks ok to me. Maybe."

# Outline

AArch64 Architecture

AArch64 Backend

**Testing the Backend** 

### **Interesting Curiosities**

Load-store Patterns Templated Operands Conditional Compare

**Creating the Backend** 

**Future Ideas** 

The Architecture for the Digital World®



・ 同 ト ・ ヨ ト ・ ヨ ト

```
def addr_op : Operand<i64>,
              ComplexPattern<i64, 2, "SelectAddress"> {
  let MIOperandInfo = (ops GPR64:$base, imm:$offset);
  . . .
}
// ldr x0, [sp, #16]
def LOAD : Inst<(outs GPR64:$Rd), (ins addr_op:$addr),
                "ldr $Rd, $addr",
                [(set GPR64:$Rd, (load addr_op:$addr))]>;
```

Needs custom AsmParser



Sac

The Architecture for the Digital World®

#### Needs custom AsmParser, InstPrinter



Sac

The Architecture for the Digital World®

Needs custom AsmParser, InstPrinter, Disassembler



Sac

The Architecture for the Digital World®

 Needs custom AsmParser, InstPrinter, Disassembler and Encoder.



Sac

- Needs custom AsmParser, InstPrinter, Disassembler and Encoder.
- Complex, duplicated C++ selection code (ldr x0, [x3, w5, sxtw #3]).

- All the MC components become much simpler: a normal instruction.
- Patterns not simpler.

• □ ▶ • □ ▶ • □ ▶ • □ ▶ • □

Sac

- All the MC components become much simpler: a normal instruction.
- Patterns not simpler.
  - Need to construct patterns with varying shapes (e.g. shift/no shift). Aha! Inner multiclass should do this.



Sac

The Architecture for the Digital World®

• □ ▶ • □ ▶ • □ ▶ •

- All the MC components become much simpler: a normal instruction.
- Patterns not simpler.
  - Need to construct patterns with varying shapes (e.g. shift/no shift). Aha! Inner multiclass should do this.
  - 2 Need the contents of those DAGs to vary by instruction. Aha! Inner multiclass should do this



- All the MC components become much simpler: a normal instruction.
- Patterns not simpler.
  - Need to construct patterns with varying shapes (e.g. shift/no shift). Aha! Inner multiclass should do this.
  - 2 Need the contents of those DAGs to vary by instruction. Aha! Inner multiclass should do this

## Load-store Patterns: the Solution

- All the MC components become much simpler: a normal instruction.
- Patterns not simpler.
  - Need to construct patterns with varying shapes (e.g. shift/no shift). Aha! Inner multiclass should do this.
  - 2 Need the contents of those DAGs to vary by instruction. Aha! Inner multiclass should do this
  - 3 Oh dear.

<ロト < 団ト < 団ト < 団ト -



Sac

## Load-store Patterns: Worthwhile?

The big question is, was it worth it?

- TableGen was horribly ugly: foreach, subst
- Could be improved hugely by improving TableGen.
- Reduces C++ complexity; increases TableGen complexity.
- Initial patch: +834 lines, -1288 lines.

## Load-store Patterns: Worthwhile?

The big question is, was it worth it?

- TableGen was horribly ugly: foreach, subst
- Could be improved hugely by improving TableGen.
- Reduces C++ complexity; increases TableGen complexity.
- Initial patch: +834 lines, -1288 lines.
- Undecided.

# **Templating Operands: A Useful Trick**

 Problem: groups of similar operands. Mostly similar handling but details slightly different.



200

The Architecture for the Digital World®

# **Templating Operands: A Useful Trick**

- Problem: groups of similar operands. Mostly similar handling but details slightly different.
- Solution: C++ templates.

```
def uimm6_asmoperand : AsmOperandClass {
   let PredicateMethod = "isUImm<6>";
   ...
}
```

 Requires certain accommodation in what TableGen does with the strings.

## **Conditional Compare**

ccmp x0, x1, #12, ge



E

《口》《聞》《臣》《臣》

590

The Architecture for the Digital World®

## **Conditional Compare**

ccmp x0, x1, #12, ge

• Check NZCV flags for  $\geq$  (signed).



590

The Architecture for the Digital World®

<ロト < 団 > < 臣 > < 臣 > .

## **Conditional Compare**

ccmp x0, x1, #12, ge

- Check NZCV flags for  $\geq$  (signed).
- If previous comparison passed, do this one and set NZCV.



5900

• □ ▶ • □ ▶ • □ ▶ •

```
ccmp x0, x1, #12, ge
```

- Check NZCV flags for  $\geq$  (signed).
- If previous comparison passed, do this one and set NZCV.
- Otherwise, set NZCV to 12 (N=1, Z=1, C=0, V=0)

990

r0 >= r1 && r2 >= r3



≡ ∽ ९ (~

The Architecture for the Digital World\*

《口》《聞》《臣》《臣》

r0 >= r1 && r2 >= r3

Reasonably simple optimisation on ARM:

cmp r0, r1 cmpge r2, r3 bge good



The Architecture for the Digital World®

r0 >= r1 && r2 >= r3

Reasonably simple optimisation on ARM:

```
cmp r0, r1
cmpge r2, r3
bge good
```

Generalisations:

Any number of  $\geq$  comparisons.

E

990

- ロト - 同ト - ヨト - ヨト -

r0 >= r1 && r2 >= r3

Reasonably simple optimisation on ARM:

```
cmp r0, r1
cmpge r2, r3
bge good
```

Generalisations:

- Any number of  $\geq$  comparisons.
- Or with < instead of And with  $\ge$ .

r0 >= r1 && r2 >= r3

Reasonably simple optimisation on ARM:

```
cmp r0, r1
cmpge r2, r3
bge good
```

Generalisations:

- Any number of  $\geq$  comparisons.
- Or with < instead of And with >.
- Certain compatible comparisons.

Sac

r0 >= r1 && r2 >= r3

Reasonably simple optimisation on ARM:

```
cmp r0, r1
cmpge r2, r3
bge good
```

Generalisations:

- Any number of  $\geq$  comparisons.
- Or with < instead of And with  $\ge$ .
- Certain compatible comparisons.

But there are limitations.

Sac

x0 >= x1 && x2 == x3

First try:

cmp r0, r1 cmpge r2, r3 bXX good

> < □ > < 母 > < ∃ > < ミ > < ミ > ミ の < で for the Digital World® ARM®

The Architecture for the Digital World\*

x0 >= x1 && x2 == x3

First try:

cmp r0, r1 cmpge r2, r3 bXX good

But with CCMP:

cmp x0, x1 ccmp

The Architecture for the Digital World®

<ロト < 団ト < 団ト < 団ト -

x0 >= x1 && x2 == x3

First try:

cmp r0, r1 cmpge r2, r3 bXX good

But with CCMP:

cmp x0, x1 ccmp ge



x0 >= x1 && x2 == x3

First try:

cmp r0, r1 cmpge r2, r3 bXX good

But with CCMP:

The Architecture for the Digital World\*

<ロト < 団ト < 団ト < 団ト -



x0 >= x1 && x2 == x3

First try:

cmp r0, r1 cmpge r2, r3 bXX good

But with CCMP:

cmp x0, x1
ccmp x2, x3, <ne>, ge
b.eq good

The Architecture for the Digital World\*

イロト イヨト イヨト イヨト



x0 >= x1 && x2 == x3

First try:

cmp r0, r1 cmpge r2, r3 bXX good

But with CCMP:

cmp x0, x1 ccmp x2, x3, **#**0, ge b.eq good

The Architecture for the Digital World\*

<ロト < 団ト < 団ト < 団ト -

# Outline

AArch64 Architecture

AArch64 Backend

**Testing the Backend** 

Interesting Curiosities Load-store Patterns Templated Operands Conditional Compare

#### **Creating the Backend**

**Future Ideas** 

The Architecture for the Digital World®



## Summary of Effort

What did it take to create the backend?

- 1.5 months on basic layout.
- Then 4 months implementing instructions systematically.
- Then 4 months on integration (ABI, bugs, PIC, TLS, ...).

Time was increased by desire for full MC layer support for all instructions.

## Phase 1: Create a Solid Base

```
1 Compile anything:
```

```
define void @foo() { ret void }
```

2 Create some way of creating a live value: global variables for us, could be function parameters.

```
@src = global i32 0
@dst = global i32 0
define void @foo() {
    %val = load i32* @src
    store i32 %val, i32* @dst
    ret void
}
```

Implement ELF (relocations); asm parsing; related instructions.



Sac

## Phase 2: Implement the ISA

- 1 Systematically implement all scalar instructions, a slice at a time.
- 2 Make sure assembly/encoding/...perfect.
- 3 Instruction selection for obvious patterns.
- Hope was that by the end most DAG structures covered by default.
- Implement features occasionally when necessary instructions present: function calls, stack objects, ...

・ロト ・ 日 ト ・ ヨ ト ・

Sac

## Phase 3: Make it Work

Phase 2 approach was mostly successful: compiled and ran "hello world" immediately. zlib after a small patch.



590

The Architecture for the Digital World®

## Phase 3: Make it Work

- Phase 2 approach was mostly successful: compiled and ran "hello world" immediately. zlib after a small patch.
- 2 Failed on odd corners not corresponding neatly to a single instruction.
- 3 E.g. jump tables, stranger SELECT\_CC variants, external symbols...
- Finally implemented other known large-scale features: DWARF; exception-handling; TLS...



イロト イポト イヨト イヨト

Sac

# Outline

AArch64 Architecture

**AArch64 Backend** 

**Testing the Backend** 

Interesting Curiosities Load-store Patterns Templated Operands Conditional Compare

**Creating the Backend** 

#### **Future Ideas**

The Architecture for the Digital World®



-

## **Unimplemented Features**

#### MCJIT

#### FastISel

- Other memory models.
- NEON support is ongoing.
- Production-quality assembler (GNU as directives...).

#### Inline Asm

# Refactoring

#### ConstantIslands pass

- Bulk is identical to ARM.
- Changes to target-specific details (addressing limits etc).
- Problem: intermixed with Thumb narrowing and more.
- Second problem: very difficult to test, needs massive functions.

# Refactoring

#### 1 ConstantIslands pass

- Bulk is identical to ARM.
- Changes to target-specific details (addressing limits) etc).
- Problem: intermixed with Thumb narrowing and more.
- Second problem: very difficult to test, needs massive functions.
- 2 128-bit float legalisation
  - Duplication from LegalizeTypes.
  - It's almost completely illegal.

What can we do to make AArch64 a fully supported target?

- There will only be simulators for a while yet.
- Build bots?
- Daily tests?
- LLVM testsuite??

