Automatic indirect memory access instructions generation for pointer chasing patterns

Przemysław Ossowski

Co-authors:

Sebastian Szkoda, Adam Perdeusz, Łukasz Odzioba, Przemysław Karpiński, Marcin Koss, Marek M. Landowski



This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Distribution Statement A – Approved for Public Release, Distribution Unlimited

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access

#### x ← A[B[i]+j]

Pointer chasing – an example of memory access pattern

## Memory access characteristics


- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns

#### x ← A[B[i]+j]

Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns




Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)

#### x ← A[B[i]+j]

Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns




Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)

#### x ← A[B[i]+j]

Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns




Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)

#### x ← A[B[i]+j]

Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns




Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)

#### x ← A[B[i]+j]

Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns




Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)

#### x 🖛 A[B[i] + j ]


Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns
- Indirect Memory Access Instructions (IMAI)



Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)




#### x ← A[B[i]+j]


Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns
- Indirect Memory Access Instructions (IMAI)



Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)




#### x 🖛 A[B[i] + j ]


Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns
- Indirect Memory Access Instructions (IMAI)



Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)




#### x 🖛 A[B[i] + j ]


Pointer chasing – an example of memory access pattern

## Memory access characteristics

- A chain of dependent loads
- Serialized address generation and memory access
- Memory access patterns
- Indirect Memory Access Instructions (IMAI)



Direct load with pointer chasing scenario – distributed memory example, each address is in a separate Memory Controller (MC)



New built-ins

```
1 double foo(double* x, u64* indices) {
2    return x[*indices];
3 }
```

C function with indirect load operation...

1	load	r0,	r0,	0, 64
2	load.idx	r1,	r1,	r0, $64$

...compiled to two direct load instructions

## New built-ins

More complex instruction

```
double foo(double* x, u64* indices) {
1
      return x[*indices];
  }
```

C function with indirect load operation...

 $\mathbf{2}$ 

3

1

1	load	r0,	r0,	0, 64
2	load.idx	r1,	r1,	r0, 64

...compiled to two direct load instructions

load.ind r1, r0, r1, 64, 0, 64, S

...compiled to indirect load instruction

## New built-ins

- More complex instruction
- New built-ins
  - Complicated usage
  - Manual modification of code

```
double foo(double* x, u64* indices) {
    return x[*indices];
}
```

C function with indirect load operation...

1	load load.idx	r0,	r0,	0, 64
2	load.idx	r1,	r1,	r0, $64$

...compiled to two direct load instructions

load.ind

1

 $\mathbf{2}$ 

3

1

r1, r0, r1, 64, O, 64, S

...compiled to indirect load instruction

1	<pre>double foo(double* x, u64* indices) {</pre>
2	double loaded_value;
3	builtin_indirect_load_offset(
4	<pre>&amp;loaded_value, x, indices);</pre>
5	return loaded_value;
6	}

C function with indirect load represented with a built-in

## New built-ins

- More complex instruction
- New built-ins
  - Complicated usage
  - Manual modification of code
- LLVM IR with new intrinsic
  - Lacks common optimizations on load and store instructions

```
double foo(double* x, u64* indices) {
    return x[*indices];
```

C function with indirect load operation...

1	load load.idx	r0,	r0,	0, 64	
2	load.idx	r1,	r1,	r0, $64$	

...compiled to two direct load instructions

23

1

load.ind r1, r0, r1, 64, O, 64, S

...compiled to indirect load instruction

```
double foo(double* x, u64* indices) {
    double loaded_value;
3
    __builtin_indirect_load_offset(
          &loaded_value, x, indices):
5
    return loaded_value;
  }
6
```

C function with indirect load represented with a built-in


```
1 double foo(double* x, u64* indices) {
2     return x[*indices];
3 }
```

C function with indirect load

```
1 double foo(double* x, u64* indices) {
2     return x[*indices];
3 }
```

C function with indirect load

- DAG Instruction Selection
  - Common optimizations on 'load' and 'store' instructions applied
  - Pattern with a constraint first load 'hasOneUse'




#### \* DAG stands for *Directed Acyclic Graph*


```
1 double foo(double* x, u64* indices) {
2     return x[*indices];
3 }
```

C function with indirect load

- DAG Instruction Selection
  - Common optimizations on 'load' and 'store' instructions applied
  - Pattern with a constraint first load 'hasOneUse'



DAG with selected indirect load instruction - LOAD\_IND\_R




\* DAG stands for *Directed Acyclic Graph* 


```
1 double foo(double* x, u64* indices) {
2     return x[*indices];
3 }
```

C function with indirect load

- DAG Instruction Selection
  - Common optimizations on 'load' and 'store' instructions applied
  - Pattern with a constraint first load 'hasOneUse'
  - It might be not enough other constraints



DAG with selected indirect load instruction - LOAD\_IND\_R



\* DAG stands for *Directed Acyclic Graph* 

Programmable Integrated Unified Memory Architecture

IMAI's on uncached data

Programmable Integrated Unified Memory Architecture

- IMAI's on uncached data
- Caching is configurable
  - User knows what is cached
  - Compiler doesn't know

Programmable Integrated Unified Memory Architecture

- IMAI's on uncached data
- Caching is configurable
  - User knows what is cached
  - Compiler doesn't know
- Compilation flag per module
  - Low flexibility

```
1 double foo(double* x, u64* indices) {
2     return x[*indices];
3 }
```

Original C function with indirect load

Programmable Integrated Unified Memory Architecture

- IMAI's on uncached data
- Caching is configurable
  - User knows what is cached
  - Compiler doesn't know
- Compilation flag per module
  - Low flexibility
- #pragma piuma indirect-allow
  - Fine-granularity
  - Small code modification
  - Abstracts from instruction set details

```
1 double foo(double* x, u64* indices) {
2     return x[*indices];
3 }
```

Original C function with indirect load

```
1 double foo(double* x, u64* indices) {
2  #pragma piuma indirect-allow
3  {
4   return x[*indices];
5  }
6 }
```

C function implementing indirect load with #pragma

## Handling #pragma

#### LLVM IR CodeGen – new basic blocks

```
define double @foo(i64* %indices, double* %x) {
entry:
...
br label %allowind.start
allowind.start:
  %0 = load double*, double** %x.addr, align 8
...
  %3 = load double, double* %arrayidx, align 8
br label %allowind.end
allowind.end:
  ret double %3
}
```

## Handling #pragma

LLVM IR CodeGen – new basic blocks

```
define double @foo(i64* %indices, double* %x) {
entry:
    ...
    br label %allowind.start
allowind.start:
    %0 = load double*, double** %x.addr, align 8
    ...
    %3 = load double, double* %arrayidx, align 8
    br label %allowind.end
allowind.end:
    ret double %3
}
```

#### Pass - marking with Metadata

```
define double @foo(i64* %indices, double* %x) {
entry:
  %0 = load i64, i64* %indices, align 8, !allow.ind
  %idx = getelementptr inbounds double, double* %x, i64 %0
  %1 = load double, double* %idx, align 8, !allow.ind
  ret double %1
}
```

## Handling #pragma


LLVM IR CodeGen – new basic blocks

define double @foo(i64\* %indices, double\* %x) {
entry:
 ...
 br label %allowind.start
allowind.start:
 %0 = load double\*, double\*\* %x.addr, align 8
 ...
 %3 = load double, double\* %arrayidx, align 8
 br label %allowind.end
allowind.end:
 ret double %3
}

#### Pass - marking with Metadata

```
define double @foo(i64* %indices, double* %x) {
entry:
  %0 = load i64, i64* %indices, align 8, !allow.ind
  %idx = getelementptr inbounds double, double* %x, i64 %0
  %1 = load double, double* %idx, align 8, !allow.ind
  ret double %1
}
```

## DAG Builder – marking with new MachineMemOperand::Flags



Pattern applied only on *MemSDNodes* marked with *MOIndirectAllow* flag

# Summary

## IMAI in Clang and LLVM:

- Built-in functions
- Automated pattern detection
- Compilation flag
- #pragma

## Acknowledgments:

Josh Fryman, Mariusz Sikora, Radosław Tyl, Maciej Grzywacz, Intel® PIUMA Team

## More about Intel® PIUMA:

<u>https://arxiv.org/pdf/2010.06277.pdf</u>

# 

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

https://www.intel.com/LegalNoticesAndDisclaimers