RISC-V Vector Extension Support in MLIR: Motivation, Abstraction, and Application

Speaker: Hongbin Zhang | hongbin2019@iscas.ac.cn

Authors: Hongbin Zhang (ISCAS), Diego Caballero (Google), Xulin Zhou (JNU), Tao Liang (HIT), Yingchi Long (HIT), Haolin Pan(ISCAS)



RISC-V Vector (RVV) Extension Introduction

RVV Overview

The RISC-V Vector extension adds support for highperformance vector operations that allow for the efficient processing of large amounts of data.

RVV Features

- Dynamic vector length at runtime, smaller code size.
- Vector length agnostic (VLA), better code portability.
- Functional unit pipelining, larger data-level parallelism.

RVV Ecosystem

- Library: OpenCV, OpenBLAS, etc.
- Compiler: GCC, LLVM
- Emulator: QEMU
- Hardware: Intelligence X280, XuanTie C906, etc.





RVV Ecosystem





and it can start a new operation on every clock cycle. [1]

[1] Hennessy J L, Patterson D A. Computer architecture: a quantitative approach. Sixth Edition.

Motivation: RVV Special Features





Motivation: RVV Special Features





-

-



MLIR Abstraction Support for RVV Backend



MLIR RISC-V Vector Dialect

ß

- Operation
 - RVV Operation
 - RVV Intrinsic Operation
- Type
 - Scalable Vector Type
- Conversion/Translation
 - RVV Dialect
 - LLVM Dialect
 - LLVM IR
- Integration Test

MLIR Lowering Paths - https://mlir.llvm.org/docs/Dialects/Vector/

MLIR Abstraction Support for RVV Backend



MLIR Lowering Paths - https://mlir.llvm.org/docs/Dialects/Vector/

Buddy Compiler

ß

MLIR Abstraction Support for RVV Backend



MLIR Lowering Paths - https://mlir.llvm.org/docs/Dialects/Vector/



Application: MatMul Optimization





affine.for %idx0 = 0 to %bRow {	
affine.for %idx1 = 0 to %aRow {	
<pre>%aEle = affine.load %mem_i32[%idx1, %idx0] : memref<10x10xi32></pre>	
// While loop for strip-mining.	
<pre>%tmpAVL, %tmpIdx = scf.while (%avl = %bCol, %idx = %c0) : (index, index) -</pre>	> (index, index) {
// If avl greater than zero.	
<pre>%cond = arith.cmpi sgt, %avl, %c0 : index</pre>	
// Pass avl, idx to the after region.	
<pre>scf.condition(%cond) %avl, %idx : index, index</pre>	
} do {	
<pre>^bb0(%avl : index, %idx : index):</pre>	
<pre>// Perform the calculation according to the vl.</pre>	
<pre>%vl = rvv.setvl %avl, %sew, %lmul : index Step 5</pre>	
<pre>%vl_i32 = arith.index_cast %vl : index to i32</pre>	
<pre>%mask = vector.create_mask %vl : vector<[4]xi1></pre>	
<pre>%input_vector = vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>,</pre>	i32 {
<pre>%ele = vector.load %mem_i32[%idx0, %idx] : memref<10x10xi32>, vector<[</pre>	4]xi32>
<pre>vector.vield %ele : vector<[4]xi32></pre>	
} : vector<[4]xi32>	
<pre>%mul vector = rvv.mul %input vector. %aEle. %vl : vector<[4]xi32>. i32.</pre>	index
<pre>%c vector = vector exp.predication %mask. %vl i32 : vector<[4]xi1>. i32</pre>	{
<pre>%ele = vector.load %result mem[%idx1. %idx] : memref<10x10xi32>. vecto</pre>	r<[4]xi32>
vector vield %ele : vector<[4]xi32>	
<pre>} : vectors[4]xi32></pre>	
gresult vector - rvv add smul vector sc vector svl : vectors[4]vi325	vectors[4]vi32> index
vector even predication smack sul i22 : vectors[4]xi1> i22 {	
vector_exp.predication mmask, svi_is2 . vector<[4]xii>, is2 (22 yesters [4] yi22
vector.stole aresult_vector, aresult_mem[aldx1, aldx] : memrer <lox10x1< td=""><td>522, Vector<[4]X1322</td></lox10x1<>	522, Vector<[4]X1322
<pre>}: () -> () (/ Undets ids and as)</pre>	
// update iox and avt.	Stop 69
<pre>%new_10x = arith.add1 %10x, %vt : index</pre>	Step 0~9
<pre>%new_avt = arith.subl %avt, %vt : index</pre>	
sct.yield %new_avl, %new_idx : index, index	

Buddy Compiler As A Service: RVV Integration





Summary



RVV Features

- Dynamic vector length at runtime, smaller code size.
- Vector length agnostic (VLA), better code portability.
- Functional unit pipelining, larger data-level parallelism.

MLIR Limitations for RVV Backend

MLIR cannot exploit the VLA features of RVV

- No vector operation can set dynamic VL.
- Vector operations do not accept dynamic VL parameters.

Proposed Approach and Application

- Add SetVL operation in RVV-specific dialect .
- Add vector predication operation in Vector dialect.
- Implement MatMul optimization with mixed Vector and RVV dialects.

[WIP] Upstream Proposal (New Page)

- Integrate vector length configuration with the current mask operation.
- Create a standalone vector length operation.
- Integrate dynamic vector representation into ODS.



Thanks

hongbin2019@iscas.ac.cn