

RISC-V Vector Extension Support in MLIR: Motivation, Abstraction, and Application

Speaker: Hongbin Zhang | hongbin2019@iscas.ac.cn

Authors: Hongbin Zhang (ISCAS), Diego Caballero (Google),
Xulin Zhou (JNU), Tao Liang (HIT), Yingchi Long (HIT), Haolin Pan(ISCAS)

RVV Overview


The RISC-V Vector extension adds support for high-performance vector operations that allow for the efficient processing of large amounts of data.

RVV Features

- Dynamic vector length at runtime, smaller code size.
- Vector length agnostic (VLA), better code portability.
- Functional unit pipelining, larger data-level parallelism.


RVV Ecosystem

- Library: OpenCV, OpenBLAS, etc.
- Compiler: GCC, LLVM
- Emulator: QEMU
- Hardware: Intelligence X280, XuanTie C906, etc.



RVV Vector Processor

Functional Unit Pipelining: Different processes work simultaneously.




The functional unit is fully pipelined, and it can start a new operation on every clock cycle. ^[1]

[1] Hennessy J L, Patterson D A. Computer architecture: a quantitative approach. Sixth Edition.


SIMD Array Processor

Functional Unit Array: Homogeneous unit work simultaneously.




RVV Vector Processor

Functional Unit Pipelining: Different processes work simultaneously.



SIMD Array Processor

Functional Unit Array: Homogeneous unit work simultaneously.




VLEN* - Instruction Set
Fixed VL* at Runtime

[1] Hennessy J L, Patterson D A. Computer architecture: a quantitative approach. Sixth Edition.

* VLEN = Hardware Vector Register Length * VL = Processing Vector Length

RVV Vector Register Configuration




Vector Group

(Selected Element Width) SEW

LMUL = 2

(Vector Register Group Multiplier)



$VLEN \times LMUL$

$VLMAX = VLEN \times LMUL / SEW$

(The maximum number of elements that a vector instruction can operate on)


VLMAX assists in calculating the **VL** returned by the *vsetvl* command

(VL: Processing Vector Length)

VLA (Vector Length Agnostic) :

RVV code adapts to the machine's vector register length at runtime.

RVV Tail Processing



Get the application vector length (d) at runtime

Mask-Based Approach

Tail = getTail(d)

Loop:

```

if (not Tail)
  vector load
  vector add
  vector store
else
  calculate mask
  masked load
  masked add
  masked store
  
```

end if

End loop

Strip-Mining Approach

AVL = d

While(AVL > 0):

do:

```

v1 = setvl AVL , LMUL , SEW
vector load v1
vector add v1
vector store v1
AVL = AVL - v1
  
```

End

Iterations for fixed vector length


```
affine.for %idx = %c0 to %iter {  
  %cur_idx = arith.muli %idx, %c4 : index  
  %vec_input1 = affine.vector_load %input1[%idx * 4]  
  | | : memref<?xi32>, vector<4xi32>  
  %vec_input2 = affine.vector_load %input2[%idx * 4]  
  | | : memref<?xi32>, vector<4xi32>  
  %vec_output = arith.addi %vec_input1, %vec_input2 : vector<4xi32>  
  affine.vector_store %vec_output, %output[%idx * 4]  
  | | : memref<?xi32>, vector<4xi32>  
}
```

// Tail processing

```
scf.if %tail {  
  %cur_idx = arith.muli %iter, %c4 : index  
  %mask = vector.create_mask %rem : vector<4xi1>  
  %vec_input1 = vector.maskedload %input1[%cur_idx], %mask, %pass_thr  
  | | : memref<?xi32>, vector<4xi1>, vector<4xi32> into vector<4xi32>  
  %vec_input2 = vector.maskedload %input2[%cur_idx], %mask, %pass_thr  
  | | : memref<?xi32>, vector<4xi1>, vector<4xi32> into vector<4xi32>  
  %vec_output = arith.addi %vec_input1, %vec_input2 : vector<4xi32>  
  vector.maskedstore %output[%cur_idx], %mask, %vec_output  
  | | : memref<?xi32>, vector<4xi1>, vector<4xi32>  
}
```

Tail processing with mask operations

RVV Tail Processing



Get the application vector length (d) at runtime

Mask-Based Approach

```
Tail = getTail(d)  
Loop:  
  if (not Tail)  
    vector load  
    vector add  
    vector store  
  else  
    calculate mask  
    masked load  
    masked add  
    masked store  
  end if  
End loop
```

Strip-Mining Approach

```
AVL = d  
While(AVL > 0):  
  do:  
    v1 = setv1 AVL, LMUL, SEW  
    vector load v1  
    vector add v1  
    vector store v1  
    AVL = AVL - v1  
  End
```

Information Required at Compile Time :


- Dynamic VL Configuration
 - AVL Configuration
 - LMUL Configuration
 - SEW Configuration
- Operations Dynamic VL Operand

No SETVL Operation
Cannot Set Dynamic VL

Vector operations do not accept dynamic VL parameters.

```
%0 = arith.addf %v, %v : vector<8xf32>
```

RVV Tail Processing



Get the application vector length (d) at runtime

Mask-Based Approach

```
Tail = getTail(d)
Loop:
  if (not Tail)
    vector load
    vector add
    vector store
  else
    calculate mask
    masked load
    masked add
    masked store
  end if
End loop
```


Ops Accept Dynamic VL

Strip-Mining Approach

```
AVL = d
While(AVL > 0):
  do:
    v1 = setv1 AVL, LMUL, SEW
    vector load v1
    vector add v1
    vector store v1
    AVL = AVL - v1
  End
```


MLIR Limitation

Set Dynamic VL



MLIR RISC-V Vector Dialect

- Operation
 - RVV Operation
 - RVV Intrinsic Operation
- Type
 - Scalable Vector Type
- Conversion/Translation
 - RVV Dialect
 - LLVM Dialect
 - LLVM IR
- Integration Test




Fragmentation

Upstream

MLIR RISC-V Vector Dialect

- Operation
 - RVV Operation
 - RVV Intrinsic Operation
- Type
 - Scalable Vector Type
- Conversion/Translation
 - RVV Dialect
 - LLVM Dialect
 - LLVM IR
- Integration Test

- Vector Dialect
- AMX Dialect
- X86 Vector Dialect
- Arm Neon Dialect
- Arm SVE Dialect
- RVV Dialect**



Proposed Approach

- Add abstraction support for dynamic VL in vector dialect.
- Add abstraction support for RVV-specific VL in RVV dialect.
- Improve generality with VP Intrinsic.
- Implement vectorization pass using a combination of Vector and RVV dialects.

Vector Dialect → Add abstraction support for dynamic VL.

AMX Dialect

X86 Vector Dialect

Arm Neon Dialect

Arm SVE Dialect


RVV Dialect → Add abstraction support for RVV-specific ops.

```

// While loop for strip-mining.
%tmpAVL, %tmpIdx = scf.while (%avl = %dim, %idx = %c0)
| : (index, index) -> (index, index) {
  // If avl greater than zero.
  %cond = arith.cmpi sgt, %avl, %c0 : index
  // Pass avl, idx to the after region.
  scf.condition(%cond) %avl, %idx : index, index
} do {
^bb0(%avl : index, %idx : index): Set Dynamic Vector Length
  // Perform the calculation according to the vl.
  %vl = rvv.setvl %avl, %sew, %lmul : index
  %vl_i32 = arith.index_cast %vl : index to i32
  %vec_input1 = vector_exp.predication %mask, %vl_i32 : Scalable Vector Type vector<[4]xi1>, i32 {
    %ele = vector.load %input1[%idx] : memref<?xi32>, vector<[4]xi32>
    vector.yield %ele : vector<[4]xi32>
  } : vector<[4]xi32>
  %vec_input2 = vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
    %ele = vector.load %input2[%idx] : memref<?xi32>, vector<[4]xi32>
    vector.yield %ele : vector<[4]xi32>
  } : vector<[4]xi32>
  %result_vector = rvv.add %vec_input1, %vec_input2, %vl
  | : vector<[4]xi32>, vector<[4]xi32>, index
  vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
    vector.store %result_vector, %output[%idx] : memref<?xi32>, vector<[4]xi32>
    vector.yield
  } : () -> ()
  // Update idx and avl.
  %new_idx = arith.addi %idx, %vl : index
  %new_avl = arith.subi %avl, %vl : index
  scf.yield %new_avl, %new_idx : index, index
}

```

RVV Tail Processing



Get the application vector length (d) at runtime

Mask-Based Approach

```

Tail = getTail(d)
Loop:
  if (not Tail)
    vector load
    vector add
    vector store
  else
    calculate mask
    masked load
    masked add
    masked store
  end if
End loop


```

Strip-Mining Approach

```

AVL = d
While(AVL > 0):
  do:
    vl = setvl AVL, LMUL, SEW
    vector load vl
    vector add vl
    vector store vl
    AVL = AVL - vl
  End

```



```


affine.for %idx0 = 0 to %bRow {
  affine.for %idx1 = 0 to %aRow {
    %aEle = affine.load %mem_i32[%idx1, %idx0] : memref<10x10xi32>
    // While loop for strip-mining.
    %tmpAVL, %tmpIdx = scf.while (%avl = %bCol, %idx = %c0) : (index, index) -> (index, index) {
      // If avl greater than zero.
      %cond = arith.cmpi sgt, %avl, %c0 : index
      // Pass avl, idx to the after region.
      scf.condition(%cond) %avl, %idx : index, index
    } do {
      ^bb0(%avl : index, %idx : index):
        // Perform the calculation according to the vl.
        %vl = rvv.setvl %avl, %sew, %lmul : index Step 5
        %vl_i32 = arith.index_cast %vl : index to i32
        %mask = vector.create_mask %vl : vector<[4]xi1>
        %input_vector = vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
          %ele = vector.load %mem_i32[%idx0, %idx] : memref<10x10xi32>, vector<[4]xi32>
          vector.yield %ele : vector<[4]xi32>
        } : vector<[4]xi32>
        %mul_vector = rvv.mul %input_vector, %aEle, %vl : vector<[4]xi32>, i32, index
        %c_vector = vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
          %ele = vector.load %result_mem[%idx1, %idx] : memref<10x10xi32>, vector<[4]xi32>
          vector.yield %ele : vector<[4]xi32>
        } : vector<[4]xi32>
        %result_vector = rvv.add %mul_vector, %c_vector, %vl : vector<[4]xi32>, vector<[4]xi32>, index
        vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
          vector.store %result_vector, %result_mem[%idx1, %idx] : memref<10x10xi32>, vector<[4]xi32>
          vector.yield
        } : () -> ()
        // Update idx and avl.
        %new_idx = arith.addi %idx, %vl : index
        %new_avl = arith.subi %avl, %vl : index
        scf.yield %new_avl, %new_idx : index, index
    }
  }
}

```

Step 6~9

VP Intrinsic Example Cases

VP Intrinsic Example Code



The screenshot shows the Buddy Compiler web interface. At the top, there's a header with the logo and "We ❤️ MLIR Playground". Below that, a "Default File" dropdown menu is set to "rvv-vp-intrinsic-add-scalable.mlir". The main area is a "Code Input" text editor containing MLIR code. The code defines two global memory references, two private functions for printing memory, and two functions for allocating memory and performing a loop with store instructions. Below the code editor, there are tabs for "Lower Box", "Translate Box", "Compile Box", "Link Box", and "Execute Box". The "Execute Box" is active, showing a command line with options: `-L thirdparty/build-riscv-gnu-toolchain/sysroot -cpu rv64,x-v=true,vlen=128 a.out`. At the bottom, there's a "Log" section with a dark background and white text, showing memory dump information for several memory references.

MLIR Lowering
Translate to LLVM IR
Execute with QEMU
Error Report



RVV Features

- Dynamic vector length at runtime, smaller code size.
- Vector length agnostic (VLA), better code portability.
- Functional unit pipelining, larger data-level parallelism.

MLIR Limitations for RVV Backend

MLIR cannot exploit the VLA features of RVV

- No vector operation can set dynamic VL.
- Vector operations do not accept dynamic VL parameters.

Proposed Approach and Application

- Add SetVL operation in RVV-specific dialect .
- Add vector predication operation in Vector dialect.
- Implement MatMul optimization with mixed Vector and RVV dialects.

[WIP] Upstream Proposal (New Page)

- Integrate vector length configuration with the current mask operation.
- Create a standalone vector length operation.
- Integrate dynamic vector representation into ODS.



Thanks

hongbin2019@iscas.ac.cn
