# LLDB: What's in a register?

David Spickett - Arm / Assigned to Linaro



# Disassembly

If it did not exist, someone would invent it.

```
$ ./bin/llvm-mc --triple aarch64-linux-unknown-gnu --disassemble <<<
"0xa0 0x01 0x00 0x54"
    .text
    b.eq #52</pre>
```

Do not need to read the manual every time.



# Branch If Equal

subs	x0, x0, x1	// Z = x0 == x1
b.eq	#52	// Branch if Z is 1

- No explicit operands
- Flags are implicit operands to the branch

Flags also in the "Current Program Status register" (CPSR).



CPSR

(lldb) register read cpsr cpsr = 0x60001000

13,000 pages of manual await you.

There must be a better way...

(output is from LLDB 17.0.6)



#### GDB

Register fields included in the XML target description.



https://sourceware.org/gdb/current/onlinedocs/gdb.html/Target-Description-Format.html



- name
- start (least significant bit)
- end (most significant bit)
- Set reg "type" to flags "id"





(gdb)	info registers cpsr	
cpsr	0x60001000	[ EL=O SSBS C Z ]

(single bit fields that are 0 are omitted)



#### LLDB Catches Up

Uses target XMLCan print rich types for variables

struct Node {
 unsigned data;
 struct Node \*next;
};

(lldb) p n
(Node) {
 data = 1
 next = NULL
}

Parses the <flags> elements from target XML (not covered here, libXML handles this)
 Can shows registers as rich types



#### The Prototype



- XML parsing works
- Manually building the table of fields



## RFC Feedback

"Would it be much harder to read if we treated the cpsr as a "fake structure" and presented the fields as we would any other structure?"

- Jim Ingham [0]

- Reuse the existing type printing code
- Get formatting for free



#### Fake Structures



- Each field becomes a struct member.
- Use Clang's Abstract Syntax Tree (AST) to build the type.
- Print it as if it were a variable.



# Build / Debug Cycle



#### **Register Printing**





#### Requirements

- Same field order regardless of LLDB's host endian.
- Match the architecture manual (most significant bit on the left).



Arm® Architecture Reference Manual for A-profile architecture "C5.2.18 SPSR\_EL1"



#### Implementation Defined Behaviour

• Do bitfields straddle the "storage unit" boundary, or move into a new unit?

(a unit is some number of bytes)





#### Storage Units

• Solution: each register is 1 storage unit





#### Implementation Defined Behaviour #2

• What is the order within a unit?

Unit 1	F1	F2	
	F2	F1	



#### Field Order

• Clang's pre-codegen order is "big endian" (first member occupies most significant bit)



- Matches architecture manual V
- Works for big endian targets ✓
- Works for little endian targets X



#### Swap #1: Field Order

Fit little endian values into the "big endian" struct.



Field positions change, field values do not.



## Swap #2: Endian



- Registers do not have an endian.
- Pretend the register is in target memory.
- Target memory must be in **target endian**.

Byte	1 By	Byte 2 Byte 3 Byte 4		Byte 4		
•						
Byte	4 By	/te 3	Byte 1	Byte 1		



#### The Result





Arm® Architecture Reference Manual for A-profile architecture "C5.2.18 SPSR\_EL1"

(differences from the manual are for usability reasons)



#### Back to the Branch

subs	x0, x0,	x1	//	Z = x0	==	x1	
b.eq	#52		//	Branch	if	Z is 2	1

(lldb) register read cpsr cpsr = 0x60001000 = (N = 0, Z = 1, C = 1, ...)

The branch will be taken.



# Is It Done?

LLDB 18 fully supports this on AArch64 Linux.

Also works with other debug servers:

- gdbserver
- mGBA Gameboy Advance Emulator [0]

Please contribute support for your favourite architecture!



# Thank you

