Leveraging LLVM Optimizations to Speed up Constraint Solving

Benjamin Mikek 10 April 2024 Vienna, Austria


Background: SMT Constraints


- SMT (Satisfiability Modulo Theories) constraints encode first-order logic problems
- Symbolic execution (KLEE) generates SMT constraints
- Alive [PLDI15, SAS16, PLDI21] uses SMT to verify LLVM optimizations
- Many advanced solvers: Z3, CVC5, Boolector, Bitwuzla, Yices, etc.
- Theories for bitvectors, floating-point, integers, real numbers, etc.

```
1 (declare-fun a () (_ BitVec 32))
 (declare-fun b () (_ BitVec 32))
2
  (assert (not (=
3
                    ((_ extract 63 32)
4
                     (bvmul ((_ zero_extend 32) a)
5
                              ((_ zero_extend 32) b)))
6
                    #x0000000)))
7
  (assert (bvuge (bvudiv #xfffffff a) b))
8
9 (check-sat)
         https://clc-gitlab.cs.ujowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```

```
1 (declare-fun a () (_ BitVec 32))
  (declare-fun b () (_ BitVec 32))
2
  (assert (not (=
3
                    ((_ extract 63 32)
4
                     (bvmul ((_ zero_extend 32) a)
5
                              ((_ zero_extend 32) b)))
6
                    #x0000000)))
7
  (assert (bvuge (bvudiv #xfffffff a) b))
9 (check-sat)
              ;-gitlab.cs.ujowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```

Is this constraint satisfiable?





```
1 (declare-fun a () (_ BitVec 32))
2 (declare-fun b () (_ BitVec 32))
  (assert (not (=
3
                    ((_ extract 63 32)
4
                     (bvmul ((_ zero_extend 32) a)
5
                              ((_ zero_extend 32) b)))
6
                    #x0000000)))
7
  (assert (bvuge (bvudiv #xfffffff a) b))
8
9 (check-sat)
            //clc-gitlab.cs.uiowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```

Is this constraint satisfiable?

```
1 (declare-fun a () (_ BitVec 32))
2 (declare-fun b () (_ BitVec 32))
  (assert (not (=
3
                    ((_ extract 63 32)
4
                     (bvmul ((_ zero_extend 32) a)
5
                              ((_ zero_extend 32) b)))
6
                    #x0000000)))
7
  (assert (bvuge (bvudiv #xfffffff a) b))
8
9 (check-sat)
            /clc-gitlab.cs.uiowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```

Is this constraint satisfiable? No!

```
1 (declare-fun a () (_ BitVec 32))
2 (declare-fun b () (_ BitVec 32))
  (assert (not (=
3
                    ((_ extract 63 32)
4
                     (bvmul ((_ zero_extend 32) a)
5
                              ((_ zero_extend 32) b)))
6
                    #x0000000)))
7
  (assert (bvuge (bvudiv #xfffffff a) b))
8
9 (check-sat)
              -gitlab.cs.ujowa.edu:2443/SMT-LIB-benchmarks/QF_BV/-/blob/master/challenge/multiplyOverflow.smt2
```

Is this constraint satisfiable? But ... z3 takes 10 minutes to solve it 😕

```
1 (declare-fun a () (_ BitVec 32))
2 (declare-fun b () (_ BitVec 32))
  (assert (not (=
3
                ((_ extract 63 32)
4
                 (bvmul ((_ zero_extend 32) a)
5
                         ((_ zero_extend 32) b)))
6
                #x0000000)))
7
  (assert (bvuge (bvudiv #xfffffff a) b))
8
 (check-sat)
9
```


> z3 complex.smt2
unsat


Takes 595 seconds 😕

1 (assert false)
2 (check-sat)

> z3 simple.smt2
unsat

Takes 0.02 seconds 🙂





SMTLIB and LLVM IR

	SMTLIB	LLVM
Bitvector types	One for each integer width n	One for each width up to 2 ²³
Floating point types	One for each integer pair eb, sb, but almost all in powers of 2	16-bit, 32-bit, 64-bit, 128-bit
Logic operations	and, or, xor, not, ite,=>,	and, or, xor, select,
Bitvector math operations	bvadd, bvsub, bvmul, bvsdiv, bvudiv,	add, sub, mul, sdiv, udiv
Floating point math operations	fp.add, fp.sub, fp.div, fp.fma,	fadd, fsub, fdiv, llvm.fma,
Conversions	to_fp, to_fp_unsigned, fp.to_sbv,	sitofp, uitofp, fptosi,

SLOT: Key Challenges

- SLOT has two parts: a front end and back end. Both have to preserve semantics
- LLVM is missing some SMT operations
- SMTLIB is missing some LLVM operations
- SMT constraints are *declarative*; LLVM is *imperative*

SLOT Translation

- Frontend: traverse the syntax tree of each SMT assertion
- Build an LLVM expression with the same semantics
- Most operations have 1-to-1 equivalents
- bvmul -> mul, bvadd -> add, fp.add -> fadd
- Some expressions are more complex and may involve undefined behavior handling

SLOT by Example: Checking for Overflow

```
1 (declare-fun a () (_ BitVec 32))
 (declare-fun b () (_ BitVec 32))
2
 (assert (not (=
3
                ((_ extract 63 32)
4
                 (bvmul ((_ zero_extend 32) a)
5
                         ((_ zero_extend 32) b)))
6
                #x0000000)))
7
 (assert (bvuge (bvudiv #xfffffff a) b))
 (check-sat)
9
```

Frontend Translation

1	define	i1 @SMT(i32 %a, i32 %b) {
2	%0 =	zext i32 %b to i64
3	%1 =	zext i32 %a to i64
4	%2 =	mul i64 %1, %0
5	%3 =	lshr i64 %2, 32
6	%4 =	trunc i64 %3 to i32
7	%5 =	icmp eq i32 %4, 0
8	%6 =	xor i1 %5, true
9	%7 =	udiv i32 -1, %a
10	%8 =	icmp eq i32 %a, 0
11	%9 =	select i1 %8, i32 -1, i32 %7
12	610 -	- icmp uge 132 %9, %b
13	%11 =	= and i1 %6, %10
14	ret	i1 %11
15	}	

The LLVM function returns true if the inputs satisfy the underlying constraint.

Optimization

instcombine

```
1 define i1 @SMT(i32 %a, i32 %b) {
    %0 = zext i32 %b to i64
2
    %1 = zext i32 %a to i64
3
    %2 = mul i64 %1, %0
4
    %3 = 1shr i64 %2, 32
5
    %4 = trunc i64 %3 to i32
6
   %5 = icmp eq i32 %4, 0
7
  %6 = xor i1 %5, true
8
9 %7 = udiv i32 -1, %a
10 %8 = icmp eq i32 %a, 0
11 %9 = select i1 %8, i32 -1, i32 %7
12 %10 = icmp uge i32 %9, %b
13 %11 = and i1 %6, %10
    ret i1 %11
14
15 }
```

```
1 define i1 @SMT(i32 %a, i32 %b) {
    \%b.fr = freeze i32 %b
2
    %umul = call { i32, i1 }
3
       @llvm.umul.with.overflow.i32(i32 %a, i32 %b.fr)
    \%1 = extractvalue \{ i32, i1 \} \%umul, 1
4
    %mul = call { i32, i1 }
5
       @llvm.umul.with.overflow.i32(i32 %a, i32 %b.fr)
    mul.ov = extractvalue \{ i32, i1 \} mul, 1
6
    %mul.not.ov = xor i1 %mul.ov, true
7
    %2 = and i1 %1, %mul.not.ov
8
    ret i1 %2
9
10 }
```

Optimization

instcombine, gvn

1 define i1 @SMT(i32 %a, i32 %b) { %0 = zext i32 %b to i64 2 %1 = zext i32 %a to i64 3 %2 = mul i64 %1, %0 4 %3 = 1shr i64 %2, 32 5 %4 = trunc i64 %3 to i32 6 %5 = icmp eq i32 %4, 0 7 %6 = xor i1 %5, true 8 9 %7 = udiv i32 -1, %a 10 %8 = icmp eq i32 %a, 0 11 %9 = select i1 %8, i32 -1, i32 %7 12 %10 = icmp uge i32 %9, %b 13 %11 = and i1 %6, %10 ret i1 %11 14 15 }

```
1 define i1 @SMT(i32 %a, i32 %b) {
2 %b.fr = freeze i32 %b
3 %umul = call { i32, i1 }
    @llvm.umul.with.overflow.i32(i32 %a, i32 %b.fr)
4 %1 = extractvalue { i32, i1 } %umul, 1
5 %mul.not.ov = xor i1 %1, true
6 ret i1 false
7 }
```

Optimization

instcombine, gvn, instcombine


```
1 define i1 @SMT(i32 %a, i32 %b) {
    %0 = zext i32 %b to i64
2
    %1 = zext i32 %a to i64
3
    %2 = mul i64 %1, %0
4
    %3 = 1shr i64 %2, 32
5
    %4 = trunc i64 %3 to i32
6
    %5 = icmp eq i32 %4, 0
7
    %6 = xor i1 %5, true
8
    %7 = udiv i32 -1, %a
9
10 %8 = icmp eq i32 %a, 0
11 %9 = select i1 %8, i32 -1, i32 %7
12 %10 = icmp uge i32 %9, %b
   %11 = and i1 %6, %10
13
    ret i1 %11
14
15 }
```

```
1 define i1 @SMT(i32 %a, i32 %b) {
2 ret i1 false
3 }
```

Backend Translation

Can be solved almost instantly (0.02 seconds)!

0.004 sec




Results

- Three logics: bitvectors, floating-point, and mixed
- Three solvers: Z3, CVC5, Boolector
- Three questions:
 - Can SLOT solve constraints for which solvers time out?
 - How much does SLOT speed up solving?
 - Which compiler optimization passes contribute?

Results

- SLOT increases the number of solvable constraints at 600 second timeouts substantially with all solvers:
 - 9-14% for floating-point
 - 32-67% for mixed
 - 15-18% for bitvectors
- SLOT can solve hundreds of constraints for which all existing solvers time out





Optimization Pass Contributions

- SMT constraints are simpler than programs
- All a single function (intraprocedural) [-10 passes]
- No memory operations [-7 passes]
- No branching (all one basic block) [-17 passes]
- Other reasons (debug info, backends, etc) [-16 passes]
- We disable vectorization, since this slows down solving
- 8 relatively simple passes are left

Optimization Pass Contributions

- The most effective optimizations passes are reassociate, instcombine, and global value numbering
- Solver developers can learn from these results about new optimizations to include in solvers

Pass	QF_FP	QF_BVFP	QF_BV
instcombine	99%	100%	78%
reassociate	78%	57%	26%
gvn	<1%	<1%	43%
sccp	0%	<1%	17%
dce	0%	<1%	17%
instsimplify	0%	<1%	16%
aggressive-instcombine	0%	0%	<1%
adce	0%	0%	0%

How many benchmarks does each pass change?

Which passes contribute the most speedup?

Pass	Count	Speedup	Speedup	Spread	
1 455		without	with	opreud	
reassociate	2, 168	1.58×	$2.02 \times$	0.44	
instcombine	4,031	1.49×	1.83×	0.34	
gvn	3, 816	1.51×	1.85×	0.34	
instsimplify	1, 562	1.74×	1.75×	0.22	
sccp	1, 360	1.71×	1.86×	0.15	
dce	1, 705	1.78×	1.68×	-0.10	
agg-instcombine	8	1.75×	1.22×	-0.53	

Discussion

- What is simpler in the compiler context is not always simpler in the SMT context
- Solvers and SLOT form a sieve under portfolio methodology
- All presented results included the overhead of translation. Overhead is substantial for small constraints, but grows more slowly than solving time

Time Interval	Floating-point	Mixed	Bitvector
0-30	32.21%	22.17%	48.24%
30-60	0.02%	0.16%	3.96%
60-120	0.01%	0.20%	1.67%
120-300	0.01%	0.09%	2.01%
300-600	0.02%	0.01%	2.84%


Extending to Unbounded Theories

- SMTLIB also defines (mathematical) integers and real
- Integers can be converted to bitvectors
- Handling these theories requires bound inference
- Selected bounds will not always be enough, so we underapproximate and verify

Logic	Decidable?	Theoretically Bounded?	Practically Bounded?
Linear Integer Arithmetic	Yes	Yes	No
Nonlinear Integer Arithmetic	No	No	No
Linear Real Arithmetic	Yes	No	No
Nonlinear Real Arithmetic	Yes	No	No

Table 1. Summary of theoretical results for unbounded SMT theories.

Extending to Unbounded Theories



• Large widths: faster to solve, but less likely to be correct

• Small widths: slower to solve, but more likely to be correct

Extending to Unbounded Theories

- Bound inference via abstract interpretation (STAUB) [PLDI 2024]
- STAUB + SLOT speeds up nonlinear integers by 1.48x (z3) and 2.76x (CVC5)
- Up to 3.93x (z3) and 2.31x (CVC5) for verified linear integer benchmarks
- Substantial speedups for selected real constraints (up to 7x), but no substantial speedup on average

Conclusion and Future Work

- LLVM optimization passes can be applied outside the compiler context with substantial benefits
- Using our pass contribution data to inform future developments of solvers
- Adapting SMT solver simplification tactics to LLVM
- New MLIR dialect for SMT constraints
- Extension to arrays and strings

Conclusion and Future Work

- LLVM optimization passes can be applied outside the compiler context with substantial benefits
- Using our pass contribution data to inform future developments of solvers
- Adapting SMT solver simplification tactics to LLVM
- New MLIR dialect for SMT constraints
- Extension to arrays and strings

Any questions?