

Speeding up Intel® Gaudi® deeplearning accelerators using an MLIR-based compiler

Jayaram Bobba, Tzachi Cohen, Dibyendu Das, Sergei Grechanik, Dafna Mordechai

Intel/Habana Labs

Intel Gaudi 3 Al accelerator Spec and Block Diagram

Feature/Product	Intel [®] Gaudi [®] 3 Accelerator
BF16 Matrix TFLOPs	1835
FP8 Matrix TFLOPs	1835
BF16 Vector TFLOPs	28.7
MME Units	8
TPC Units	64
HBM Capacity	128 GB
HBM Bandwidth	3.67 TB/s
On-die SRAM Capacity	96 MB
On-die SRAM Bandwidth RD+WR (L2 Cache)	19.2 TB/s
Networking	1200 GB/s bidirectional
Host Interface	PCle Gen5 x16
Host Interface Peak BW	128 GB/s bidirectional
Media Engine	Rotator + 14 Decoders (HEVC, H.264, JPEG, VP9)



Matrix Multiplication and Vector Engines

Matrix Multiplication Engine (MME): designed for AI efficiency

Configurable, not programmable

Each MME is a large output stationary systolic array

- 256x256 MAC structure w/ FP32 accumulators
- 64k MACs/cycle for BF16 and FP8

Large systolic array reduces intra-chip data movement, increasing efficiency

Internal pipeline to maximize compute throughput

Tensor Processing Core (TPC): 256B-wide SIMD Vector Processor

Programmable: C enhanced with TPC intrinsics

VLIW with 4 separate pipeline slots: Vector, Scalar, Load & Store

Integrated Address Generation Unit for HW-accelerated address generation

Supports main 1/2/4-Byte datatypes: Floating Point and Integer



intel.

Intel Gaudi Software Suite

	DeepSpeed	LLM servino	integration					
Integrates the main Gen Al frameworks used today	Integration	integration	Quantization Toolkit					
Supports FP16/BF16 \rightarrow FP8 quantization		PyTorch integra	pn					
Main proprietary SW layers Graph Compiler: Handles all engine dependency and scheduling	Graph C	ompiler						
logic	Custom Optim	nized	Collective Communication					
Matrix operations: Configuring the MME TPC kernels: All non-Matrix operations	user TPC k TPC kernels libra	ernel TPC Fuser ary						
Collective Communication Library (CCL)	Use	r-mode driver/run-time	e environment					
Several sources for TPC Kernels								
Gaudi optimized TPC kernel library	Comput	e Driver	Network Driver					
Custom user kernels								
MLIR-based fused kernels: generated during graph compilation	Proprietary	Ecosytem integra	ation Plugin					

Layered View of Intel® Gaudi® Software Suite

Ouantization





Operator Fusion

<pre>func.func @softmax(%arg0: tensor<10x256xf32>, %arg1: tensor<10x256xf32>)</pre>
$c\theta = arith.constant \theta$: index
%0 = syn.add %arg0, %arg1 : tensor < 10x256xf32 >
<pre>%m = syn.reduce max %0 {dim = 1} : tensor<10x256xf32> -> tensor<10x1xf32></pre>
%mb = syn.broadcast %m : tensor<10x1xf32> to tensor<10x256xf32>
<pre>%sub = syn.sub %0, %mb : tensor<10x256xf32></pre>
%e = syn.exp %sub : tensor<10x256xf32>
<pre>%se = syn.reduce add %e {dim = 1} : tensor<10x256xf32> -> tensor<10x1xf32></pre>
<pre>%seb = syn.broadcast %se : tensor<10x1xf32> to tensor<10x256xf32></pre>
%div = syn.div %e, %seb : tensor< <mark>10x256</mark> xf32>
return %div : tensor<10x256xf32>

Create 'Loop' Clusters subject to dimension ordering

constraints

```
cluster 0 [10] {
  cluster 3 [256] {
    %0 = syn.add %arg0, %arg1 : tensor<10x256xf32>
    %1 = syn.reduce max %0 {dim = 1 : i64} : tensor<10x256xf32> -> tensor<10x1xf32>
  cluster 2 [256] {
    %2 = syn.broadcast %1 : tensor<10x1xf32> to tensor<10x256xf32>
    %3 = syn.sub %0, %2 : tensor<10x256xf32>
    %4 = syn.exp %3 : tensor<10x256xf32>
    %5 = syn.reduce add %4 {dim = 1 : i64} : tensor<10x256xf32> -> tensor<10x1xf32>
  cluster 1 [256] {
    %6 = syn.broadcast %5 : tensor<10x1xf32> to tensor<10x256xf32>
                                                                             func.func @softmax(%arg0: tensor<10x256xf32>, %arg1: tensor<10x256xf32>) -> tensor<10x256xf32> {
    %7 = syn.div %4, %6 : tensor<10x256xf32>
                                                                              %c0 = arith.constant 0 : index
                                                                              %0 = syn.generate %arg2 : [10] outs(assign #map0 : tensor<10x256xf32>) {
                                                                                 %1 = tensor.extract slice %arg0[%arg2, 0] [1, 256] [1, 1] : tensor<10x256xf32> to tensor<256xf32>
                                                                                 %2 = tensor.extract_slice %arg1[%arg2, 0] [1, 256] [1, 1] : tensor<10x256xf32> to tensor<256xf32>
                                                                                 %3:2 = syn.generate %arg3 : [256] outs(assign #map1 : tensor<256xf32>, max #map2 : tensor<1xf32>) {
                                                                                  %6 = tensor.extract slice %1[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
                                                                                  %7 = tensor.extract slice %2[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
                                                                                  %8 = syn.add %6, %7 : tensor<f32>
                                                                                  syn.yield %8, %8 : tensor<f32>, tensor<f32>
                                                                                 ^{\circ}4:2 = syn.generate %arg3 : [256] outs(assign #map1 : tensor<256xf32>, add #map2 : tensor<1xf32>) {
                                                                                  %6 = tensor.extract slice %3#1[0] [1] [1] : tensor<1xf32> to tensor<f32>
                                                                                  %7 = tensor.extract slice %3#0[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
                                                                                  %8 = syn.sub %7, %6 : tensor<f32>
                                                                                  %9 = syn.exp %8 : tensor<f32>
                                                                                  syn.yield %9, %9 : tensor<f32>, tensor<f32>
                                                                                 %5 = syn.generate %arg3 : [256] outs(assign #map1 : tensor<256xf32>) {
           Generate loops that operate on
                                                                                  %6 = tensor.extract slice %4#1[0] [1] [1] : tensor<1xf32> to tensor<f32>
                                                                                  %7 = tensor.extract slice %4#0[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
           scalar values
                                                                                  %8 = svn.div %7, %6 : tensor<f32>
                                                                                  syn.yield %8 : tensor<f32>
                                                                                 syn.yield %5 : tensor<256xf32>
                                                                               return %0 : tensor<10x256xf32>
```

Fusion Search Space Exploration



- Beam Creation: Variants dictated by scratchpad allocations, register pressure, compute vs bandwidth tradeoffs etc.

- Beam Pruning: Cost model and heuristics to increase beam diversity

```
// No fusion
cluster 2 [10] {
    cluster 3 [256] {
        %0 = syn.add %x, %y : tensor<10x256xf32>
    }
}
cluster 0 [10] {
    cluster 1 [256] {
        %1 = syn.exp %0 : tensor<10x256xf32>
    }
}
```

```
// Only the outer dim is fused
cluster 0 [10] {
    cluster 3 [256] {
        %0 = syn.add %x, %y : tensor<10x256xf32> [0, 3]
    }
    cluster 1 [256] {
        %1 = syn.exp %0 : tensor<10x256xf32> [0, 1]
    }
}
```

```
// Only the inner dim is fused
cluster 1 [256] {
    cluster 2 [10] {
      %0 = syn.add %x, %y : tensor<10x256xf32>
    }
    cluster 0 [10] {
      %1 = syn.exp %0 : tensor<10x256xf32>
    }
}
```

```
// All dimensions are fused
cluster 0 [10] {
    cluster 1 [256] {
        %0 = syn.add %x, %y : tensor<10x256xf32>
        %1 = syn.exp %0 : tensor<10x256xf32>
    }
}
```



Loop Optimizations

Leverages many upstream affine optimizations and utilities

- Loop Fusion: <u>mlir::affine::fuseLoops</u>
- Vectorization: <u>SuperVectorize.cpp</u>
- Unroll and Jam: <a>loopUnrollJamByFactor
- Affine **Parallelization** to distribute iterations over TPCs

Upstreamed enhancements whenever feasible.

https://github.com/llvm/llvm-project/commit/14d0735d3453fb6403da916d7aee6a9f25af4147 https://github.com/llvm/llvm-project/commit/d80b04ab0015b218b613f8fe59506d45739817b8 https://github.com/llvm/llvm-project/commit/7ab14b8886d9ddaca1f8fc8a34ef8f03af208f26 etc.

Extracting Memory Access Information

Input Tensors



func.func @fused_kernel_1A_bf16(%arg0: memref<2x64x128xbf16, :
%cst = arith.constant dense<7.968750e-01> : vector<128xbf16:
%cst_0 = arith.constant dense<7.968750e-01> : vector<128xbf1
%cst_1 = arith.constant dense<3.564450e-02> : vector<128xbf2
%cst_1 = arith.constant dense<3.000000e-01> : vector<128xbf2
%0 = tpc.get_index_space_start 2
%1 = tpc.get_index_space_end 2
%2 = tpc.get_index_space_end 1
affine.for %arg4 = %0 to %1 {
 affine.for %arg5 = %2 to %3 {
 %4 = affine.vector_load %arg0[%arg4, %arg5 * 4, 0] : mer
 %5 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 1, 0] :
 %6 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = affine.vector_load %arg0[%arg4, %arg5 * 4 + 3, 0] :
 %7 = af

Affine maps extracted through analysis of affine memory operations

▲ *MME (accel0)																													
^ [D0] MME		bert/e	bert/_	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/_	bert/e	bert/	bert/e	bert/e_	bert/	bert/e	bert/	bert/e_	bert/	bert/e	bert/e	bert/	bert/e	bert/	bert/e	bert/e	bert/	bert/e
▲[D1] MME	1	bert/e	bert/e	bert/e	bert/	bert/e	bert/	bert/e	bert/e	bert/	bert/	bert/e	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/
▲[D2] MME	1	bert/e	bert/e	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e_	bert/e_	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/
▲[D3] MME	I	bert/e	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/e	bert/	bert/e_	bert/	bert/e	bert/	bert/e	bert/	bert/e	bert/e	bert/	bert/e_	bert/	bert/e	bert/	bert/e	bert/e	bert/e	bert/	bert/e	bert/
✓ *PDMA (accel0)	Cache/SR	AM		Cache	e/SR	AM																							
 *TPC (accel0) 																													
^ [D0] TPC 0	fusedTPCNode_0_87_bundle	fusedTPC	Node_0_87	_bundle_	1	fusedT	PCNode_	0_87_bund	lle	fused	FPCNode_(0_87_bunc	ile	fusedT	PCNode_	0_87_bund	ile	fusedT	PCNode_	0_87_bund	le	fusedT	P fuse	dTP fus	sedT				
^ [D0] TPC 1	fusedTPCNode_0_87_bundle	fusedTPC	Node_0_87	_bundle_	-	fusedT	PCNode_	0_87_bund	ile	fusedTPCNode_0_87_bundle				fusedTPCNode_0_87_bundle				fusedT	PCNode_	0_87_bund	fusedT	P fuse	dTP fus	sedT					
^ [D0] TPC 2	fusedTPCNode_0_87_bundle	fusedTPC	Node_0_87	/_bundle	-	fusedT	PCNode_	0_87_bund	lle	fused	PCNode_0	0_87_bunc	lle	fused	PCNode_	0_87_bund	ile	fusedT	PCNode_	0_87_bund	le	fusedT	P fuse	dTP fus	edT				
^[D0] TPC 3	fusedTPCNode_0_87_bundle	fusedTPC	Node_0_87	_bundle			$\sim v$			rai	h	C	$\sim n$	h	ilo	r +/				\mathbf{n} a	+i/		k,	cli	<u></u>		>rr		C
▲[D0] TPC 4	fusedTPCNode_0_87_bundle	Allows Graph Compiler to automatically slice kernels															3												
^ [D0] TPC 5	fusedTPCNode_0_87_bundle	fusedTPC	Node_0_87	_bundle	-		Μ	M	F/	ΤE		E	xe	CU	itic	n		ve	rla	n									
^ [D1] TPC 0	fusedTPCNode_0_87_bundle	fusedTPC	Node_0_87	_bundle					-/		\mathbf{U}						$\mathbf{}$,	Υ									
▲[D1] TPC 1	fusedTPCNode_0_87_bundle	fusedTPC	Node_0_87	_bundle			Pa	as	50	at	at	:hr	Όι	Ia	hS	SR	AI	М/	Lc	Ca	al (Са	ch	nes	5				
▲[D1] TPC 2	fusedTPCNode_0_87_bundle	fusedTPCN	ode_0_87_	_bundle	Γ,	6 1																							
▲[D1] TPC 3	Slice 1	S	lice 2	2		fla	sh	1-a	tte	<u>en</u>	tio	'n	-līk	(e	SC	he	d	JIE	S										
^[D1] TPC 4		IUSEUTPON	oue_0_07_	punule		Iuscan	-0110-00-			Tubeat				Tubear				100001	- 011000-			100 Cont							

Fuser Performance Improvements

End-to-end model execution



1.3X Avg Perf Improvement at model level

1.5X Avg Perf Improvement in device execution time

Model Trace Number

Device execution times

-20

% Speedup

Measured on Intel Gaudi2



- Deployed as part of <u>Gaudi Synapse SW stack</u>
- Delivers significant performance improvements
- Works in-tandem with a Graph Compiler to optimize execution across the entire accelerator
- Leverages upstream MLIR dialects like Affine, SCF, Arith, Math along with in-house dialects

Notices & Disclaimers

Performance varies by use, configuration and other factors. Learn more at <u>www.Intel.com/PerformanceIndex</u>.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Intel technologies may require enabled hardware, software or service activation.

Availability of accelerators varies depending on SKU. Please contact your Intel sales representative for more information.

Your costs and results may vary.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.