#### intel Gaupi



Speeding up Intel® Gaudi® deeplearning accelerators using an MLIR-based compiler

Jayaram Bobba, Tzachi Cohen, Dibyendu Das, Sergei Grechanik, Dafna Mordechai

Intel/Habana Labs

#### Intel Gaudi 3 AI accelerator Spec and Block Diagram





#### Matrix Multiplication and Vector Engines

#### Matrix Multiplication Engine (MME): designed for AI efficiency

Configurable, not programmable

Each MME is a large output stationary systolic array

- 256x256 MAC structure w/ FP32 accumulators
- 64k MACs/cycle for BF16 and FP8

Large systolic array reduces intra-chip data movement, increasing efficiency

Internal pipeline to maximize compute throughput

#### Tensor Processing Core (TPC): 256B-wide SIMD Vector Processor

Programmable: C enhanced with TPC intrinsics

VLIW with 4 separate pipeline slots: Vector, Scalar, Load & Store

Integrated Address Generation Unit for HW-accelerated address generation

Supports main 1/2/4-Byte datatypes: Floating Point and Integer



#### Intel Gaudi Software Suite

Integrates the main Gen AI frameworks used today Supports FP16/BF16  $\rightarrow$  FP8 quantization **DeepSpeed** Integration LLM serving integration **Quantization** integration Quantization Toolkit PyTorch integration Graph Compiler **Collective Communication** Library (CCL) TPC Fuser Custom user TPC kernels **Optimized** TPC kernel library User-mode driver/run-time environment Compute Driver Network Driver Proprietary **Example 2018** Ecosytem integration **Plugin** Plugin Main proprietary SW layers Graph Compiler: Handles all engine dependency and scheduling logic Matrix operations: Configuring the MME TPC kernels: All non-Matrix operations Collective Communication Library (CCL) Several sources for TPC Kernels Gaudi optimized TPC kernel library Custom user kernels MLIR-based fused kernels: generated during graph compilation





6

## Operator Fusion



Create 'Loop' Clusters subject to dimension ordering constraints

```
cluster 0 [10] \rightarrowcluster 3 [256] {
    %0 = syn.add %arg0, %arg1 : tensor<10x256xf32>
    %1 = syn.reduce max %0 {\dim = 1 : i64} : tensor<10x256xf32> -> tensor<10x1xf32>
  cluster 2 [256] {
    %2 = syn.broadcast %1 : tensor<10x1xf32> to tensor<10x256xf32>
    %3 = syn.sub %0, %2 : tensor<10x256xf32>
    %4 = syn.exp %3 : tensor<10x256xf32>
    %5 = syn.reduce add %4 {dim = 1 : i64} : tensor<10x256xf32> -> tensor<10x1xf32>
  cluster 1 [256] {
    %6 = syn.broadcast %5 : tensor<10x1xf32> to tensor<10x256xf32>
                                                                             func.func @softmax(%arq0: tensor<10x256xf32>, %arq1: tensor<10x256xf32>) -> tensor<10x256xf32> {
    %7 = syn.div %4, %6 : tensor<10x256xf32>
                                                                               \textdegreec0 = arith.constant 0 : index
                                                                               %0 = syn.generate %arg2 : [10] outs(assign #map0 : tensor<10x256xf32>) {
                                                                                 %1 = tensor.extract slice %arg0[%arg2, 0] [1, 256] [1, 1] : tensor<10x256xf32> to tensor<256xf32>
                                                                                 %2 = tensor.extract slice %arg1[%arg2, 0] [1, 256] [1, 1] : tensor<10x256xf32> to tensor<256xf32>
                                                                                 %3:2 = syn.generate %arg3 : [256] outs(assign #map1 : tensor<256xf32>, max #map2 : tensor<1xf32>) {
                                                                                   %6 = tensor.extract slice %1[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
                                                                                   %7 = tensor.extract slice %2[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
                                                                                   %8 = syn.add %6, %7: tensor<f32>
                                                                                   syn.yield %8, %8 : tensor<f32>, tensor<f32>
                                                                                 -4:2 = syn.generate %arg3 : [256] outs(assign #map1 : tensor<256xf32>, add #map2 : tensor<1xf32>) {
                                                                                   %6 = tensor.extract slice %3#1[0] [1] [1] : tensor<1xf32> to tensor<f32>
                                                                                   %7 = tensor.extract slice %3#0[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
                                                                                   88 = syn.sub 87, 86: tensor<f32>
                                                                                   %9 = syn.exp %8 : tensor<f32>
                                                                                   syn.yield %9, %9 : tensor<f32>, tensor<f32>
                                                                                 %5 = syn.generate %arg3 : [256] outs (assign #map1 : tensor<256xf32>) {
           Generate loops that operate on 
                                                                                   %6 = tensor.extract slice %4#1[0] [1] [1] : tensor<1xf32> to tensor<f32>
                                                                                   %7 = tensor.extract_slice %4#0[%arg3] [1] [1] : tensor<256xf32> to tensor<f32>
           scalar values88 = syn.div 87. 86 : tensor<f32>
                                                                                   syn.yield %8 : tensor<f32>
                                                                                 syn.yield %5 : tensor<256xf32>
                                                                               return %0 : tensor<10x256xf32>
```
7

# Fusion Search Space Exploration



- Beam Creation: Variants dictated by scratchpad allocations, register pressure, compute vs bandwidth tradeoffs etc.

- Beam Pruning: Cost model and heuristics to increase beam diversity

```
// No fusion
cluster 2 [10] {
 cluster 3 [256] {
   %0 = syn.add %x, %y : tensor<10x256xf32>
cluster 0 [10] {
 cluster 1 [256] {
   %1 = syn.exp %0 : tensor <10x256xf32
```

```
// Only the outer dim is fused
cluster 0 [10] {
  cluster 3 [256] {
    %0 = syn.add %x, %y : tensor<10x256xf32> [0, 3]
  cluster 1 [256] {
    %1 = syn.exp %0 : tensor <math>10x256xf32</math> [0, 1]
```

```
// Only the inner dim is fused
cluster 1 [256] {
  cluster 2 [10] {
    %0 = syn.add %x, %y : tensor<10x256xf32>
  cluster 0 [10] {
    %1 = syn.exp %0 : tensor<10x256xf32>
```

```
// All dimensions are fused
cluster 0 [10] {
  cluster 1 [256] {
    %0 = syn.add %x, %y : tensor<10x256xf32>
    %1 = syn.exp %0 : tensor<10x256xf32>
```


# Loop Optimizations

Leverages many upstream affine optimizations and utilities

- Loop Fusion: [mlir::affine::fuseLoops](https://github.com/llvm/llvm-project/blob/3484ed9325f30b56717a1b939af4c58dd07848e0/mlir/lib/Dialect/Affine/Utils/LoopFusionUtils.cpp#L426)
- Vectorization: [SuperVectorize.cpp](https://github.com/llvm/llvm-project/blob/main/mlir/lib/Dialect/Affine/Transforms/SuperVectorize.cpp)
- Unroll and Jam: [loopUnrollJamByFactor](https://github.com/llvm/llvm-project/blob/main/mlir/include/mlir/Dialect/Affine/LoopUtils.h#L77)
- Affine Parallelization to distribute iterations over TPCs

Upstreamed enhancements whenever feasible.

<https://github.com/llvm/llvm-project/commit/14d0735d3453fb6403da916d7aee6a9f25af4147> <https://github.com/llvm/llvm-project/commit/d80b04ab0015b218b613f8fe59506d45739817b8> <https://github.com/llvm/llvm-project/commit/7ab14b8886d9ddaca1f8fc8a34ef8f03af208f26> etc.

# Extracting Memory Access Information



func.func@fused\_kernel\_1A\_bf16(%arg0: memref<2x64x128xbf16, %cst = arith.constant dense<7.968750e-01>: vector<128xbf16; %cst 0 = arith.constant dense<3.564450e-02>: vector<128xbf %cst 1 = arith.constant dense<5.000000e-01>: vector<128xbf %0 = tpc.get index space start 2  $X1 =$  tpc.get index space end 2 %2 = tpc.get\_index\_space\_start 1 %3 = tpc.get index space end 1 affine.for  $%$ arg $4 = %$  to  $%1$ affine.for %arg5 = %2 to %3  $[$ %4 = affine.vector\_load %arg0[%arg4, %arg5 \* 4, 0] : mer  $%5 =$  affine.vector load %arg0[%arg4, %arg5 \* 4 + 1, 0]  $% 6 =$  affine.vector\_load %arg0[%arg4, %arg5 \* 4 + 2, 0]  $%7 =$  affine.vector\_load %arg0[%arg4, %arg5 \* 4 + 3, 0]

#### Affine maps extracted through analysis of affine memory operations



#### Fuser Performance Improvements

#### End-to-end model execution



1.3X Avg Perf Improvement at model level

# Device execution times



#### 1.5X Avg Perf Improvement in device execution time

Measured on Intel Gaudi2



- Deployed as part of Gaudi [Synapse](https://developer.habana.ai/) SW stack
- Delivers significant performance improvements
- Works in-tandem with a Graph Compiler to optimize execution across the entire accelerator
- Leverages upstream MLIR dialects like Affine, SCF, Arith, Math along with in-house dialects

# 

### Notices & Disclaimers

Performance varies by use, configuration and other factors. Learn more at [www.Intel.com/PerformanceIndex](http://www.intel.com/PerformanceIndex).

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Intel technologies may require enabled hardware, software or service activation.

Availability of accelerators varies depending on SKU. Please contact your Intel sales representative for more information.

Your costs and results may vary.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.