

Instrumenting MLIR Based ML Compilers for GPU Performance Analysis and Optimization Corbin Robeck, AMD ML Compilers/AMD Research LLVM Developers' Meeting – October 2024



Outline

- Motivation and Background
- Instrumentation Challenges on GPUs
- Representative MLIR Based ML Compiler Overview (Triton)
- Adding Instrumentation to MLIR Pipelines
- Implementation details
- Implemented Passes and Envisioned Use Cases
- Triton Memory Trace Example
- Existing repos, Future Development and Roadmap

Background and Motivation

- Modern machine learning compiler frameworks make heavy use of MLIR and JIT style GPU kernels
 - This poses a challenge from a compiler-based performance analysis and optimization perspective
 - Dynamic binary instrumentation tools can often be too coarse grained and do not have access to the full set of higher-level source level information generated in the various lowering layers (multiple MLIR IRs → LLVM IR → ISA)
 - Without instrumentation that is integrated into the compiler, tracing a specific kernel defect leading to bottlenecks through the various lowering passes can be difficult and tedious
 - It is often useful to correlate bottleneck analysis to not just program source but also higher-level operations and data structures (e.g., middle IR layer dot operation on a specific tensor object).
- The overarching project goal is to develop a set of light-weight, customizable, open-source MLIR/LLVM based compiler passes to perform performance analysis and optimization instrumentation for a set of popular MLIR+GPU based ML compilers
- Instrumentation in this case: injecting bottleneck and optimization analysis code into performance critical sections of the GPU code through compiler passes at various places along the compiler pipeline


Challenges Instrumenting MLIR-GPU Frameworks

- Instrumentation on the GPU is not as straightforward as CPUs
- Instrumentation data, generated on the GPU, must somehow be moved to the CPU to be available for the user (i.e., displayed to the terminal or written to disk)
 - "hostcalls", how printf is implemented on the GPU, incur substantial runtime overheads
 - Example case study: a *very small* vLLM attention model memory trace generates 5-10 GBs of output data
- GPUs have a very specific programming and memory model
 - Ex: Sharing data across the entire set of all GPU threads is not straightforward and very expensive
- In LLVM, CPU and GPU code is compiled into separate modules that can not be linked together
- Instrumentation functions are often written with Clang (HIP/CUDA) based tool chains
 - MLIR based tool chains have no reason to link in the Clang driver and runtime libraries
 - Inline ASM is usually treated as a "black box" by the compiler and can even break some optimizations
- In Triton, for example, only the GPU code is compiled through MLIR/LLVM pipeline. Host (CPU) code is called through the interpreted Python wrapper layer
 - Instrumenting through the MLIR/LLVM pipeline will only see the GPU kernel itself not the associated host kernel launch API code

MLIR Based ML Compiler Framework Overview

- MLIR has become a popular frontend for Python based machine learning compilers
 - Triton, IREE, PyTorch
- MLIR-based ML framework GPU kernel code is intentionally hidden from the user
- The machine learning compiler makes performance critical (tuning, tiling, etc.) choices behind the scenes
- The focus for an analysis tools depends on the perspective
 - HW architects: memory access patterns
 - ML compiler developers: data movement and compute overlap/pipelining opportunities, intrakernel timing
 - Users/kernel writers: memory coalescing, bank conflicts, tuning bottlenecks

Triton Matrix Multiply



https://github.com/triton-lang/triton/blob/main/python/tutorials/01-vector-add.py

Adding Instrumentation Infrastructure to MLIR Pass Pipeline

- Instrumentation can be done on either the MLIR or LLVM level
 - Instrumenting at the LLVM level seems to balance our current needs of lower-level control and upper-level source information
- Instrumentation is done using a combination of LLVM Plugins, analysis specific passes, and associated Clang generated CUDA/HIP kernels
- The instrumentation passes are added and registered in the "optimize module" phase of the MLIR flow
 - This is a common section in MLIR frameworks where the upper level MLIR interfaces with the LLVM pass manager

| <pre>PassBuilder pb(nullptr /*targetMachine*/, tuningOptions, std::nullopt instrCbPtr);</pre> | <pre>PassBuilder pb(nullptr /*targetMachine*/, tuningOptions, std::nullopt,</pre> | | |
|---|---|--|--|
| | | | |
| | | | |
| | <pre>if (!pluginFile.empty()) {</pre> | | |
| | <pre>auto passPlugin = llvm::PassPlugin::Load(pluginFile);</pre> | | |
| | if (!passPlugin) { | | |
| | llvm::Error Err = passPlugin.takeError(); | | |
| | <pre>std::string ErrMsg =</pre> | | |
| | "Pass Plugin Error: " + llvm::toString(std::move(Err)); | | |
| | <pre>throw std::runtime_error(ErrMsg);</pre> | | |
| | | | |
| | <pre>passPlugin->registerPassBuilderCallbacks(pb); }</pre> | | |
| <pre>pb.registerModuleAnalyses(mam);</pre> | pb.registerModuleAnalyses(mam); | | |
| <pre>pb.registerCGSCCAnalyses(cgam);</pre> | pb.registerCGSCCAnalyses(cgam); | | |
| <pre>pb.registerFunctionAnalyses(fam);</pre> | pb.registerFunctionAnalyses(fam); | | |
| pb.registerLoopAnalyse <mark>s(lam)</mark> ; | pb.registerLoopAnalyses(lam); | | |
| pb.crossRegisterProxies(lam, fam, cgam, mam); | <pre>pb.crossRegisterProxies(lam, fam, cgam, mam);</pre> | | |
| ModulePassManager mpm; | ModulePassManager mpm; | | |
| pb.registerVectorizerStartEPCallback(| pb.registerVectorizerStartEPCallback(| | |
| [&](llvm::FunctionPassManager &fpm, llvm::OptimizationLevel level | (Callenning and a second and a second | | |
| <pre>// Triton generates large structure of scalars which may pessim</pre> | Service Benerice and Benerice and Service | | |
| // optimizations, we run a pass to break up phi of struct to ma | the second s | | |
| <pre>// sure all the struct are removed for the following passes.</pre> | <pre>// sure all the struct are removed for the following passes.</pre> | | |
| fpm.addPass(BreakStructPhiNodesPass()); | <pre>fpm.addPass(BreakStructPhiNodesPass());</pre> | | |
| <pre>fpm.addPass(InstCombinePass());</pre> | <pre>fpm.addPass(InstCombinePass());</pre> | | |
| <pre>}); mpm.addPass(pb.buildPerModuleDefaultPipeline(opt));</pre> |);); | | |
| <pre>mpm.addPass(pb.bulidrerModuleDefaultPipeline(opt)); mpm.run(*mod, mam);</pre> | <pre>mpm.addPass(pb.buildPerModuleDefaultPipeline(opt)); mpm.run(*mod. mam):</pre> | | |
| mpm.run(emou, mam); | mpm.run(*mod, mam); | | |

[Public]

Implementation Details

- Instrumentation pass
 - Clones the kernel and adds an extra kernel argument for host-device communication
 - Loads pre-compiled bitcode file of instrumentation function
 - Merges the instrumentation module into the MLIR generated module and resolves symbol conflicts
 - Injects the instrumentation function at pre-defined areas of interest
- Runtime component of instrumentation module intercepts the original kernel and swaps out the cloned/instrumented one
- The instrumentation manages Host-Device communication
 - GPU instrumentation is written to a device side global memory buffer
 - If a GPU wave tries to write to the device side data buffer but finds that there is insufficient space
 - Signals the host code to empty the buffer
 - Once the host signals the wave that the buffer has been emptied, the wave then proceeds

```
define amdgpu_kernel void @add_kernel(ptr addrspace(1) nocapture
readonly %0, ptr addrspace(1) nocapture readonly %1, ptr
addrspace(1) nocapture writeonly %2, i32 %3){
  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x(), !dbg !11
  %6 = shl i32 %5, 10, !dbg !12
  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !dbg !13
  %8 = shl i32 %7, 2, !dbg !13
  %9 = and i32 %8, 1020, !dbg !13
  %10 = or disjoint i32 %9, %6, !dbg !14
  %11 = icmp slt i32 %10, %3, !dbg !15
  br i1 %11, label %.critedge, label %.critedge2, !dbg !16
```

```
define amdgpu_kernel void @add_kernelPv(ptr addrspace(1) nocapture
readonly %0, ptr addrspace(1) nocapture readonly %1, ptr
addrspace(1) nocapture writeonly %2, i32 %3, ptr addrspace(1) %4){
%5 = tail call i32 @llvm.amdgcn.workgroup.id.x(), !dbg !66
%6 = shl i32 %5, 10, !dbg !67
%7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !dbg !68
%8 = shl i32 %7, 2, !dbg !68
%9 = and i32 %8, 1020, !dbg !68
%10 = or disjoint i32 %9, %6, !dbg !69
%11 = icmp slt i32 %10, %3, !dbg !70
br i1 %11, label %.critedge, label %.critedge2, !dbg !71
```

AMDA

Triton Memory Trace Example

- Memory traces track and store the virtual memory access pattern of a kernel
- Memory traces instrumentation pass
 - Adds a compiler pass at every global load/store that
 - Inserts a GPU function that calculates the per wave virtual addresses
 - One address for each thread per wave
 - AMD GPUs have 64 threads per wave
 - Address meta data is also added to the trace
 - Source location
 - MLIR level objects (e.g., source tensor
 - Timestamps
 - Wave, XCD, SIMD, CU, etc. IDs

```
__attribute__((used)) __device__ void
memoryTrace(void *addressPtr, uint32_t LocationId, void *hostBufferPtr) {
 if(isSharedMemPtr(addressPtr))
   return;
 uint64_t address = reinterpret_cast<uint64_t>(addressPtr);
 // Mask of the active threads in the wave
 int activeThreadMask = __builtin_amdgcn_read_exec();
  // Find first active thread in the wave by finding the position of the least
 // significant bit set to 1 in the activeThreadMask
 const int firstActiveLane = __ffsll(activeThreadMask) - 1;
 uint64_t addrArray[WaveFrontSize];
 for (int i = 0; i < WaveFrontSize; i++) {</pre>
   addrArray[i] = __shfl(address, i, WaveFrontSize);
 uint32_t Lane =
      __builtin_amdgcn_mbcnt_hi(~0u, __builtin_amdgcn_mbcnt_lo(~0u, 0u));
 if (Lane == firstActiveLane) {
   uint64_t MemTraceData = reinterpret_cast<MemTraceData_t>(hostBufferPtr);
   unsigned int hw_id = 0;
   uint64_t Time = 0;
   unsigned int xcc_id = 0;
   Time = __builtin_amdgcn_s_memrealtime();
   asm volatile("s_getreg_b32 %0, hwreg(HW_REG_HW_ID)" : "=s"(hw_id));
   MemTraceData.Cycle = Time;
   MemTraceData.LocationId = LocationId;
   MemTraceData.WaveId = hw_id & 0xf;
   MemTraceData.SIMD = (hw_id & 0x30) >> 4;
   MemTraceData.CU = (hw_id & 0xf00) >> 8;
   MemTraceData.SE = (hw_id & 0xe000) >> 13;
   MemTraceData.XCD = xcc_id;
   for (int i = 0; i < WaveFrontSize; i++)</pre>
        MemTraceData.addrArray[i] = addrArray[i];
```

Memory Trace Example Output

| 0 attn_fwd | triton_flash_attention.py:365:3 | 5 GLOBAL | LOAD | | |
|-------------------|----------------------------------|---------------|-------------------|-------------------------|--|
| 1 attn_fwd | triton_flash_attention.py:364:3 | GLOBAL | LOAD | | |
| 2 attn_fwd | triton_flash_attention.py:372:3 | 5 GLOBAL | LOAD | | |
| 3 attn_fwd | triton_flash_attention.py:371:3 | 57 GLOBAL | LOAD | | |
| 4 attn_fwd | triton_flash_attention.py:68:25 | GLOBAL | LOAD | | |
| 5 attn_fwd | triton_flash_attention.py:72:25 | GLOBAL | LOAD | | |
| 6 attn_fwd | triton_flash_attention.py:70:25 | GLOBAL | LOAD | | |
| 7 attn_fwd | triton_flash_attention.py:662:2 | 26 GLOBAL | STORE | | |
| {Cycle,Location}: | {12803944980874,3} {WG_ID,WF_ID, | WAVE_ID,SIMD_ | _ID,CU_ID,SE_ID}: | {0,0, 0,1,11,6} {addrs} | : 0x7f517d044a00,0x7f517d044a00,0 |
| {Cycle,Location}: | {12803937931218,2} {WG_ID,WF_ID, | WAVE_ID,SIMD_ | ID,CU_ID,SE_ID}: | {102,6, 1,2,8,7} {addrs | <pre>}: 0x7f517d044a24,0x7f517d044a24,</pre> |
| {Cycle,Location}: | {12803994937474,7} {WG_ID,WF_ID, | WAVE_ID,SIMD_ | _ID,CU_ID,SE_ID}: | {66,0, 0,3,6,6} {addrs} | : 0x7f4fc480f334,0x7f4fc480f934,0 |
| | | | | | : 0x7f517d044a18,0x7f517d044a18,0 |
| | | | | | : 0x7f4fc480f336,0x7f4fc480f936,0 |
| | | | | | : 0x7f517d044a14,0x7f517d044a14,0 |
| | | | | | : 0x7f517d044a20,0x7f517d044a20,0 |
| | | | | | : 0x7f517d044a1c,0x7f517d044a1c,0 |
| | | | | | : 0x7f4fc480f340,0x7f4fc480f940,0 |
| | | | | | : 0x7f517d044a20,0x7f517d044a20,0 |
| | | | | | : 0x7f517d044a14,0x7f517d044a14,0 |
| | | | | | : 0x7f517d044a24,0x7f517d044a24,0 |
| | | | | | : 0x7f517d044a00,0x7f517d044a00,0 |
| | | | | | : 0x7f4fc480f342,0x7f4fc480f942,0 |
| | | | | | : 0x7f4fc480f344,0x7f4fc480f944,0 |
| | | | | | : 0x7f4fc480f346,0x7f4fc480f946,0 |
| | | | | | <pre>}: 0x7f517d044a08,0x7f517d044a08,</pre> |
| | | | | | 0x7f517d044a04,0x7f517d044a04,0x |
| | | | | | : 0x7f517d044a1c,0x7f517d044a1c,0 |
| | | | | | : 0x7f517d044a14,0x7f517d044a14,0: |
| | | | | | : 0x7f4fc480f350,0x7f4fc480f950,0 |
| | | | | | : 0x7f517d044a10,0x7f517d044a10,0 |
| | | | | | : 0x7f517d044a18,0x7f517d044a18,0 |
| | | | | | : 0x7f517d044a20,0x7f517d044a20,0 |
| | | | | | : 0x7f517d044a00,0x7f517d044a00,0 |
| {Cycle,Location}: | {12803967506362,3} {WG_ID,WF_ID, | WAVE_ID,SIMD_ | ID,CU_ID,SE_ID}: | {87,7, 1,0,2,2} {addrs} | : 0x7f517d044a1c,0x7f517d044a1c,0 |

vLLM Triton AMD GPU backend, on MI300X, offline_inference.py example: https://github.com/vIIm-project/vIIm/blob/main/examples/offline_inference.py

Current Status and Future Development Roadmap

- Implemented Instrumentation Passes
 - Intra-kernel timestamps for region-based timing
 - Memory access pattern traces
 - Memory coalescing and shared memory bank conflicts
- Interested in hearing from users to influence future development road map
- The infrastructure to use the instrumentation passes
 - Triton
 - <u>https://github.com/triton-lang/triton/pull/3953</u> (May 2024)
 - IREE
 - <u>https://github.com/iree-org/iree/pull/18347</u> (August 2024)
- Instrumentation passes are open-source and extendible/modifiable by users
 - <u>https://github.com/CRobeck/instrument-amdgpu-kernels</u>

©2024 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate releases, for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION

#