



# FSMT

Exploiting Wasted Hardware Abstractions For Efficient Model Checking


LLVM Developers' Meeting 2024 - Santa Clara, 23 October 2024

Luisa Cicolini, Bea Healy, Tobias Grosser

**CIR  
CT**

**what's that?**

# Traditional Hardware Design




# Traditional Hardware Design

High-Level Languages  
Low-Level Languages  
Second-Class Languages  
First-Class Languages

# No, Thanks!

Hardware Design Stack



# Traditional Hardware Design

**No, Thanks!**

Many tools to learn

Little Reuse

Implementations Repeated

Redundancy

# Traditional Hardware Design

**No, Thanks!**

**M**any tools to learn

**L**ittle Reuse

**I**mplementations Repeated

**R**edundancy



# CIRCT

Front End Languages

- Chisel
- SpinalHDL
- HLS
- MyHDL
- S. Verilog


CIRCT Core Dialects

hw  
seq  
comb

Hardware Design Stack


Sim  
S. Verilog  
circt-lec  
circt-mc  
Synth


# Traditional Hardware Design






# CIRCT






# CIRCT



# CIRCT - Verification



# What about Verification?

Safety  
Properties

“Something never happens”



# What about Verification?

Safety  
Properties


“Something never happens”

Reachability  
Properties

“A certain state is eventually reached in  
any execution”



# CIRCT-MC: RTL-level Model Checking




comb.and

CIRCT:

```
%c = comb.and %a, %b : i1
```



# CIRCT-MC: RTL-level Model Checking



CIRCT:


```
%c = comb.and %a, %b : i1
```

```
%d = seq.compreg %c, clk %clk : i1
```





# CIRCT-MC: RTL-level Model Checking




CIRCT:

```
%c = comb.and %a, %b : i1  
%d = seq.compreg %c, clk %clk : i1
```

SMT Variables

# CIRCT-MC: RTL-level Model Checking




CIRCT:

```
%c = comb.and %a, %b : i1  
%d = seq.compreg %c, clk %clk : i1
```

SMT Formula

# CIRCT-MC: RTL-level Model Checking




CIRCT:

```
%c = comb.and %a, %b : i1
```

```
%d = seq.compreg %c, clk %clk : i1
```

Register List

# CIRCT-MC: RTL-level Model Checking



comb.and

seq.combreg

clock cycle = 0

```
Vars: x, y, z
```


```
%a = x
```

```
%b = y
```


```
%c = x && y
```

```
%d = z
```

# CIRCT-MC: RTL-level Model Checking



clock cycle = 0




clock cycle = 1

```
Vars: x, y, z
%a = x
%b = y
%c = x && y
%d = z
```

```
Vars: x, y, z, x1, y1
%a = x1
%b = y1
%c = x1 && y1
%d = x && y
```




# CIRCT-MC: RTL-level Model Checking




clock cycle = 0

```
Vars: x, y, z  
%a = x  
%b = y  
%c = x && y  
%d = z
```



clock cycle = 1

```
Vars: x, y, z, x1, y1  
%a = x1  
%b = y1  
%c = x1 && y1  
%d = x && y
```






clock cycle = 2

```
Vars: x, y, z, x1, y1,  
x2, y2  
%a = x2  
%b = y2  
%c = x2 && y2  
%d = x1 && y1
```



# CIRCT-MC: RTL-level Model Checking



## Unrolled Bounded Model Checking


```
%b = y  
%c = x && y  
%d = z
```

```
%b = y1  
%c = x1 && y1  
%d = x && y
```

```
%a = x2  
%b = y2  
%c = x2 && y2  
%d = x1 && y1
```

# CIRCT-MC: RTL-level Model Checking


∇ clock cycle:





# CIRCT-MC: RTL-level Model Checking

∀ clock cycle:



# CIRCT-MC: RTL-level Model Checking

∀ clock cycle:

SMT Model


UNSAT if the safety property holds

¬ Safety Property




# CIRCT-MC: RTL-level Model Checking

∇ clock cycle:



# CIRCT-MC: RTL-level Model Checking

∇ clock cycle:



# CIRCT-MC: RTL-level Model Checking

∀ clock cycle:


SMT Model

SAT if the liveness property is covered


Reachability  
Property






# CIRCT - Verification



# CIRCT - Verification



# CIRCT - Verification




*can this be 2?*


*can state C be reached?*




# CIRCT - Verification




# CIRCT - Verification




# Not just for CIRCT!



# Not just for CIRCT!



# CIRCT - Verification






# Traditional Hardware Design

Frontends




# Traditional Hardware Design





# Traditional Hardware Design




Frontends

RTL

Verilog



# Multi-Level Hardware Design in CIRCT<sup>[1]</sup>



Frontends


High Level IR

RTL

Verilog

[1] <https://circt.llvm.org/>

# Multi-Level Hardware Design in CIRCT



Frontends


High Level IR

RTL


Verilog



# Multi-Level Hardware Design in CIRCT



# Multi-Level Hardware Design in CIRCT



# What about Verification?



# What about Verification?

Safety  
Properties

“Something never happens”



# What about Verification?

Safety  
Properties

“Something never happens”


Reachability  
Properties

“A certain state is eventually reached”







# Verification in CIRCT



# Verification in CIRCT




# Verification in CIRCT




# Verification in CIRCT




Can we exploit higher level abstractions for model checking?




# Our effort in CIRCT for Verification




# Our effort in CIRCT for Verification



# Our effort in CIRCT for Verification



# Our effort in CIRCT for Verification






# Our effort in CIRCT for Verification




# Our effort in CIRCT for Verification




# FSMT: FSM-level Model Checking


FSM Dialect




# FSMT: FSM-level Model Checking




# FSMT: FSM-level Model Checking



# FSMT: FSM-level Model Checking




# FSMT: FSM-level Model Checking



$$F_A(t, \underline{x})$$



# FSMT: FSM-level Model Checking




$$F_A(t, \underline{x})$$






# FSMT: FSM-level Model Checking



$$F_A(t, \underline{x})$$



# FSMT: FSM-level Model Checking




$$F_A(t, \underline{x})$$

$$F_B(\underline{x}, t+1)$$




# FSMT: FSM-level Model Checking



$$F_A(t, \underline{x}) \ \&\& \ g(\underline{x}, \underline{\text{in}}(t)) \Rightarrow F_B(a(\underline{x}, \underline{\text{in}}(t+1)), t+1)$$




# FSMT: FSM-level Model Checking



$$F_A(t, \underline{x}) \ \&\& \ g(\underline{x}, \underline{\text{in}}(t)) \Rightarrow F_B(a(\underline{x}, \underline{\text{in}}(t+1)), t+1)$$

Uninterpreted Bool functions


# FSMT: FSM-level Model Checking



$$F_A(t, \underline{x}) \ \&\& \ g(\underline{x}, \underline{\text{in}}(t)) \ \Rightarrow \ F_B(a(\underline{x}, \underline{\text{in}}(t+1)), t+1)$$

Necessary condition only


# Problem: SMT Solvers are Dumb



$s_0(t)$	
$s_1(t)$	
$s_2(t)$	
$\dots$	
$s_n(t)$	




# Problem: SMT Solvers are Dumb



$s_0(t)$	$t = 0$
$s_1(t)$	$t = 1$
$s_2(t)$	$t = 2 \ \&\& \ g_{12}$
$\dots$	$\dots$
$s_n(t)$	$t = m$



# Problem: SMT Solvers are Dumb




$$\exists t, \exists \underline{x} \in X : F_{s_n}(t) \ \&\& \ \overline{F_{s_1}}(t)$$





# Problem: SMT Solvers are Dumb



$s_0(t)$	$t = 0$
$s_1(t)$	$t = 1$
$s_2(t)$	$t = 2 \ \&\& \ g_{12}$
$\dots$	$\dots$
$s_n(t)$	$t = m \    \ t = 1$



# Solution: Mutual Exclusion

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

; property

$$F_A(t, \underline{x}) \Rightarrow !F_B(\dots, t)$$
$$F_B(t, \underline{x}) \Rightarrow !F_C(\dots, t)$$

...

$$F_A(t, \underline{x}) \Rightarrow !F_N(\dots, t)$$



# Solution: Mutual Exclusion

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

; property

$$F_A(t, \underline{x}) \Rightarrow !F_B(\dots, t)$$

$$F_B(t, \underline{x}) \Rightarrow !F_C(\dots, t)$$

...

$$F_N(t, \underline{x}) \Rightarrow !F_A(\dots, t)$$

Guarantee one active state  
at any time-step  $t$



# FSMT: Reachability Verification



# FSMT: Reachability Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$

$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

“eventually state B will be reached”

$$\forall t, \forall \underline{x} \in \underline{X} : F_B(t, \underline{x}) \Rightarrow \text{false}$$



# FSMT: Reachability Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

“eventually state B will be reached”

$$\forall t, \forall \underline{x} \in \underline{X} : F_B(t, \underline{x}) \Rightarrow \text{false}$$
$$= \neg F_B(t, \underline{x}) \ \parallel \ \text{false}$$



# FSMT: Reachability Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

“eventually state B will be reached”

$$\begin{aligned} \forall t, \forall \underline{x} \in \underline{X} : F_B(t, \underline{x}) &\Rightarrow \text{false} \\ &= !F_B(t, \underline{x}) \ \|\ \text{false} \\ &= !F_B(t, \underline{x}) \end{aligned}$$



# FSMT: Reachability Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

“eventually state B will be reached”


$$\begin{aligned} \forall t, \forall \underline{x} \in \underline{X} : F_B(t, \underline{x}) &\Rightarrow \text{false} \\ &= !F_B(t, \underline{x}) \ \|\ \text{false} \\ &= !F_B(t, \underline{x}) \end{aligned}$$

UNSAT






# FSMT: Reachability Verification



$$\forall t, \forall x \in \underline{X} : !F_{s_n}(t)$$




# FSMT: Reachability Verification



$$\forall t, \forall x \in \underline{X} : !F_{s_n}(t)$$




# FSMT: Reachability Verification



$$\forall t, \forall x \in \underline{X} : !F_{s_n}(t)$$




# FSMT: Reachability Verification



$$\forall t, \forall x \in \underline{X} : !F_{s_n}(t)$$



# FSMT: Reachability Verification



$$\forall t, \forall x \in \underline{X} : !F_{s_n}(t)$$

UNSAT



# FSMT: Safety Properties Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...



# FSMT: Safety Properties Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

“ $x_i$  is always 1 in state B”



# FSMT: Safety Properties Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$

$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

“ $x_i$  is always 1 in state B”

$$\forall t, \forall \underline{x} \in \underline{X} : F_B(t, \underline{x}) \Rightarrow x_i = 1$$





# FSMT: Safety Properties Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$
$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...

“ $x_i$  is always 1 in state B”

$$\forall t, \forall \underline{x} \in \underline{X} : F_B(t, \underline{x}) \Rightarrow x_i = 1$$



# FSMT: Safety Properties Verification

$$F_A(t, \underline{x}) \ \&\& \ g_{AB}(\underline{x}, \underline{in}(t)) \Rightarrow F_B(a_{AB}(\underline{x}, \underline{in}(t+1)), t+1)$$

$$F_B(t, \underline{x}) \ \&\& \ g_{BC}(\underline{x}, \underline{in}(t)) \Rightarrow F_C(a_{BC}(\underline{x}, \underline{in}(t+1)), t+1)$$

...


“ $x_i$  is always 1 in state B”

$$\forall t, \forall \underline{x} \in \underline{X} : F_B(t, \underline{x}) \Rightarrow x_i = 1$$

SAT




# FSMT: Safety Properties Verification



$$\forall t, \forall \underline{x} \in \underline{X} : F_{x_2}(t, \underline{x}) \Rightarrow x = 2$$




# FSMT: Safety Properties Verification



$$\forall t, \forall \underline{x} \in \underline{X} : F_{x_2}(t, \underline{x}) \Rightarrow x = 2$$




# FSMT: Safety Properties Verification



$$\forall t, \forall \underline{x} \in \underline{X} : F_{x_2}(t, \underline{x}) \Rightarrow x = 2$$



# FSMT: Safety Properties Verification




$$\forall t, \forall \underline{x} \in \underline{X} : F_{x_2}(t, \underline{x})$$

$$\Rightarrow x = 2$$

$$= !F_{x_2}(t, \underline{x}) \parallel x = 2$$



# FSMT: Safety Properties Verification




$$\forall t, \forall \underline{x} \in \underline{X} : F_{x_2}(t, \underline{x}) \Rightarrow x = 2$$

$$= \text{!}F_{x_2}(t, \underline{x}) \parallel x = 2$$

SAT

# FSMT: Safety Properties Verification



$$\forall t, \forall \underline{x} \in \underline{X} : F_{x_2}(t, \underline{x}) \Rightarrow \underline{x} = 2$$


$$= \text{!}F_{x_2}(t, \underline{x}) \quad \text{||} \quad \underline{x} = 2$$

SAT





# FSMT: Safety Properties Verification



work in progress

$$: F_{x_2}(t, \underline{x})$$

$$\Rightarrow x = 2$$

$$= \boxed{!F_{x_2}(t, \underline{x})} \quad \text{||} \quad \text{---} x = 2$$

SAT



# FSMT: Testing


HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]

FSM



# FSMT: Testing

HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]



# FSMT: Testing

HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]




# FSMT: Testing

HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]




# FSMT: Testing

HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]




# FSMT: Testing

HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]



# FSMT: Testing


HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]





# FSMT: Testing


HLS Real FSMs [HLS]  
Synthetic FSMs [SYN]




# FSMT: Testing




# FSMT vs. AVR: reachability property - SYN



# FSMT vs. AVR: reachability property - SYN



# FSMT vs. AVR: reachability property - HLS



# FSMT vs. AVR: reachability property

