

# New Ilvm-exegesis Support for RISC-V Vector Extension

By Min Hsu

LLVM Dev Meeting 

October 2024

Santa Clara



# Highlights

- The importance of Ilvm-exegesis in <u>performance modeling</u> for RISC-V
- The challenges of adding RISC-V Vector (RVV) support into llvm-exegesis and our solutions to them
- Scaling up IIvm-exegesis's overall efficiencies, especially in *pre-silicon* RISC-V developments



### **Ilvm-exegesis and Scheduling Model**



## **Before: Calibrate Scheduling Models Manually**



- Publicly available documents (e.g. AMD SOG) •
- Hand-written microbenchmarks (e.g. Agner) •
- Consult HW folks (if possible) •

B

**Si**Five

# New: Calibrate Scheduling Models Automatically





Generated snippet: latency

```
mode:
                  latency
key:
  instructions:
    - 'ADD X21 X10 X21'
  config:
                    1.1
  register_initial_values:
    - 'X10=0x0'
    - 'X21=0x0'
                  sifive-p670
cpu_name:
llvm_triple:
             riscv64
min_instructions: 10000
measurements:
                  []
                  actual measurements skipped.
error:
. . .
```

#### Snippet for measurement



SiFive



Generated snippet: inverse throughput

		-
mode:	inverse_throughput	
key:		J
instructions:		
- 'ADD <mark>X8</mark> X1	9 X23'	
config:		
register_initi	al_values:	
- 'X19=0x0'		
- 'X23=0x0'		
cpu_name:	sifive-p670	
llvm_triple:	riscv64	
min_instructions	: 10000	
measurements:	[]	
error:	actual measurements	skipped.

#### Snippet for measurement

li	s3,0	
li	s7,0	
add	<mark>s0</mark> ,s3,s7	
add	s0, <mark>s3,s7</mark>	
add	s0,s3,s7	
(rej	peat 10000 times)	

\_ \_ \_

Si Five

# Benchmarking with Ilvm-exegesis: an example

Reporting inconsistencies

#### 11vm-exegesis Analysis Results

Triple: riscv64-unknown-linux-gnu

**Cpu:** sifive-p450

Epsilon: 0.90

Sched Class WriteCPOP\_ReadCPOP contains instructions whose performance characteristics do not match that of LLVM:

ClusterId	Opcode/Config	latency	- Measured
1	СРОР	<b>2.08</b> [2.08;2.08]	

Ilvm SchedModel data:

#### Current scheduling data

Valid	Variant	NumMicroOps	Normalized Latency	RThroughput	WriteProcRes	dealized Resource Pressure
~	×	1	3	1.00	SiFiveP400IEXQ2: [0, 1]	SiFiveP400IEXQ2: 1.00

SiFive



### **RISC-V & Ilvm-exegesis**

- <u>Scheduling class</u> is the smallest unit in a scheduling model. RISC-V has 2.2x more scheduling classes than X86
- Majority of these classes are designated to RISC-V
   Vector Extension (RVV) instructions
  - RVV instructions are of paramount importance to <u>performance</u>
- Folks from SyntaCore have tried to upstream RISC-V Ilvm-exegesis support for scalar instructions (<u>#89047</u>)
- We're presenting our support for RVV instructions in llvm-exegesis



#### SiFive

# **Scheduling properties of RVV**

RVV Assembly		<ul> <li>Each RVV instruction's configurations (VTYPE) can be updated dynamically during runtime</li> </ul>		
vadd	v0, v0, v4	<ul> <li>E.g. Element type (SEW), register grouping (LMUL), and number of vector elements (VL)</li> </ul>		
vadd	<b>v</b> 0, <b>v</b> 0, <b>v</b> 4			

# **Scheduling properties of RVV**

**RVV** Assembly

- vsetvli a0, a7, e32, m2, tu, mu vadd v0, v0, v4
- vsetvli a0, a7, e64, m4, tu, mu vadd v0, v0, v4

- Each RVV instruction's **configurations (VTYPE)** can be updated *dynamically* during runtime
  - E.g. Element type (SEW), register grouping (LMUL), and number of vector elements (VL)

SiFive

#### SiFive

# **Scheduling properties of RVV**

#### **RVV** Assembly

vsetvli	a0,	a7,	e32,	m2,	tu,	mu
vadd	<b>v</b> 0,	v0,	v4			
vsetvli	a0,	a7,	e64,	m4,	tu,	mu
wadd	<b>77</b> 0	<b>77</b> ∩	77/			

- Each RVV instruction's **configurations (VTYPE)** can be updated *dynamically* during runtime
  - E.g. Element type (SEW), register grouping (LMUL), and number of vector elements (VL)
- The same instruction might have completely different <u>latency</u> or <u>inverse throughput</u> under different VTYPE



# **Scheduling properties of RVV**

#### **RVV** Assembly



• **Pseudo instructions** with VTYPE (e.g. SEW, VL) as explicit *operands* 

#### Machine IR

\$v0m2 = PseudoVADD\_VV\_M2 undef \$v0m2, \$v0m2, \$v4m2, \$x10 /\* v1 \*/, 5 /\* e32 \*/, 0 /\* tu, mu \*/
\$v0m4 = PseudoVADD\_VV\_M4 undef \$v0m4, \$v0m4, \$v4m4, \$x10 /\* v1 \*/, 6 /\* e64 \*/, 0 /\* tu, mu \*/



# **Scheduling properties of RVV**

#### **RVV** Assembly



- **Pseudo instructions** with VTYPE (e.g. SEW, VL) as explicit *operands*
- A <u>LMUL-based</u> pseudo instruction & scheduling class design
  - Most RVV instructions have varying scheduling properties in different LMULs

#### Machine IR

\$v0m2 = PseudoVADD\_VV\_M2 undef \$v0m2, \$v0m2, \$v4m2, \$x10 /\* vl \*/, 5 /\* e32 \*/, 0 /\* tu, mu \*/
\$v0m4 = PseudoVADD\_VV\_M4 undef \$v0m4, \$v0m4, \$v4m4, \$x10 /\* vl \*/, 6 /\* e64 \*/, 0 /\* tu, mu \*/



# **RVV support in llvm-exegesis**

High-level design

- A custom snippet generator that enumerates every single **RVV pseudo** opcodes
  - For each opcode, enumerate all possible (*legal*) SEW, VL, FRM / VXRM, and tail/mask policies via the <u>pseudo instruction operands</u>



# **RVV support in llvm-exegesis**

High-level design

- A custom snippet generator that enumerates every single **RVV pseudo** opcodes
  - For each opcode, enumerate all possible (*legal*) SEW, VL, FRM / VXRM, and tail/mask policies via the <u>pseudo instruction operands</u>
- Run MachinelR Passes on the generated snippets
  - RISCVInsertVSETVLIPass insert vsetvli instructions that match the VTYPE
  - RISCVInsertWriteVXRMPass insert VXRM update instructions
  - Custom post-processing Pass an Exegesis-specific Pass to cleanup some remaining virtual registers



### **Generate legal RVV snippets**

- Filtering out illegal VTYPE combinations
  - Fractional LMULs (e.g. MF2) only support some of the SEW
  - Instructions that disallow overlapping source / dest register group
  - Vector crypto (Zvk\*) specific rules (e.g. the EGW constraint)



### **Generate legal RVV snippets**

- Filtering out illegal VTYPE combinations
  - Fractional LMULs (e.g. MF2) only support some of the SEW
  - Instructions that disallow overlapping source / dest register group
  - Vector crypto (Zvk\*) specific rules (e.g. the EGW constraint)
- The *passthru* operand in RVV instructions
  - Most RVV instructions have an additional passthru operand that Exegesis's serial snippet generator <u>confuses as an input operand</u> (it's not)





## Case study: RVV integer slide up / down

Before

Instructions	Old Scheduling class (relevant part)
vslideup.vx vslidedown.vx	WriteVISlideX_M2/M4/M8

	Old SiFive P470 Scheduling Model		
Instructions	Latency (LMUL = 4)	Inverse Throughput (LMUL = 4)	
vslideup.vx	<sup>8</sup> ovelee	4 cycles	
vslidedown.vx	o cycles		



# Case study: RVV integer slide up / down

Before

Instructions	Old Scheduling class (relevant part)
vslideup.vx vslidedown.vx	WriteVISlideX_M2/M4/M8

	Old SiFive P470 Scheduling Model		Ilvm-exegesis Measurements	
Instructions	Latency (LMUL = 4)	Inverse Throughput (LMUL = 4)	Latency (LMUL = 4)	Inverse Throughput (LMUL = 4)
vslideup.vx	9 ovelee	4 avalaa	~12 cycles	
vslidedown.vx	o cycles	4 cycles	~14 cycles	



### Case study: RVV integer slide up / down

Solution: split the scheduling class

Instructions	Old Scheduling class (relevant part)	New scheduling classes (relevant part)	
vslideup.vx vslidedown.vx	Write//ISlideV M2/M4/M9	WriteVSlideUpX_M2/M4/M8	
	WIILEVISILUEA_MZ/M4/Mo	WriteVSlideDownX_M2/M4/M8	

	Old SiFive P470 Scheduling Model		Ilvm-exegesis Measurements	
Instructions	Latency (LMUL = 4)	Inverse Throughput (LMUL = 4)	Latency (LMUL = 4)	Inverse Throughput (LMUL = 4)
vslideup.vx	<sup>9</sup> ovoloo	4 avalas	~12 cycles	
vslidedown.vx	o cycles	4 cycles	~14 cycles	

- Patch that splitted the scheduling class: <u>7064e4b</u>
- The new latency & inverse throughput info is part the P400 scheduling model update (<u>7efa068</u>)

# Challenge: Ilvm-exegesis's monolithic workflow



- **32K** different RVV snippets for latency
- **131K** different RVV snippets for inverse throughput

### Challenge: Ilvm-exegesis's monolithic workflow



#### Pre-silicon Development Environment

\*: Compare between the time measured inside FPGA & the actual wall-clock time in the outside world

SiFive



#### Solution: Generate snippets ahead of time





### Solution: Generate snippets ahead of time

Naive approach: dump all the benchmark object files

instructions or # of benchmarks





### Solution: Generate snippets ahead of time

Compression to the rescue!



#### **Key Insight**

Each benchmark has 10000 (nearly) identical instructions placed side-by-side!



### **Improved compression efficiency**



# of instructions per benchmark



### Improved Ilvm-exegesis efficiency

Generating snippets for SiFive P670



Total runtime (seconds)



# **Scheduling model improvement**

SPEC2006 INT on SiFive P470





### **Limitations & Future Plans**

- RVV memory instructions are currently not supported
- Some instructions' latency / rthroughput depend on input values (e.g. vrgather.vv, divisions) and we're not generating the correct values
- Ilvm-exegesis requires Linux, which might be a problem for some (embedded) processors / microcontrollers
  - Support other means of measurement in the future, like cycle-accurate simulators
- We would like to upstream our work on top of SyntaCore's PR. Though the review is moving slow right now



#### Summary

- IIvm-exegesis helps us to calibrate the scheduling model for <u>performance-critical</u> RVV instructions in scale
- We created a custom llvm-exegesis pipeline for RVV that delivers good coverages over all possible vector configurations
- We add a new feature into Ilvm-exegesis that offloads the snippet generation phase. It gives more *flexibility* to Ilvm-exegesis and improves its efficiency by about **2x** in our pre-silicon development testbed
- Our work also improves the scheduling models quality and shows at least 2% performance improvements in some SPEC2006 benchmarks



### Summary

- Ilvm-exegesis helps us to calibrate the scheduling model for <u>performance-critical</u> RVV instructions in scale
- We created a custor all possible vector
   We add a new feat

gives more *flexibilit* 

Thank You!

generation phase. It

that dolivers good coverages over

esis and improves its efficiency by **at least 2x** in our

 Our work also improves the scheduling models quality and shows at least 2% performance improvements in some SPEC2006 benchmarks