# Higher-Level Linker Scripts for Embedded Systems

Daniel Thornburgh Google

# **Embedded Systems**

- Sensitive to...
  - Cost
  - $\circ$  Power
  - $\circ$  Latency
- Special purpose code

#### **SRAM Is Expensive.**



#### 264KiB Total!

#### **Heterogeneous Memory**

There's no MMU, since an MMU requires an SRAM TLB cache.

Cheaper memory off-die can replace expensive SRAM.

Off-die memory may be read-only, slow, cleared on suspend, unavailable on boot, or have bus contention.

The linker must deal with it!

# **Discontinuous Memory Linker Script?**



Code needs similar treatment.

## **Discontinuous Memory Linker Script? Nope!**



Sections are **always** assigned to the first match.

**ERROR: Overflow** 

#### **Solution 1: Manual Assignment AKA Toil**

#### MEMORY {

fast\_ram : ORIGIN = 0x1000, LENGTH = 0x1000
slow\_ram : ORIGIN = 0x3000, LENGTH = 0x1000

0x400

LINES

HIGH SCORE

```
SECTIONS {
  .data_fast_ram : {
    file1.o(.data)
    file2.o(.data)
```

...
} >fast\_ram
.data\_slow\_ram : {\*(.data) } >slow\_ram

Let's play Tetris with our codebase (with blocks that change sizes). Tiny Memory, Difficult Problem.

Computers are supposed to *free us* from this. Some people generate linker scripts.

Presently incompatible with Full LTO

#### Solution 2: --enable-non-contiguous-regions



This is just that slide from before.

#### Solution 2: --enable-non-contiguous-regions

Originally from GNU LD, but we recently ported it to LLD.

Sections spill to later matches if they won't fit.

Unblocks Full LTO, since scripts can be written without filenames.

Downside: Globally changes linker script semantics. This can break existing scripts.

#### **Solution 3: Section Classes**

```
MEMORY {
  fast ram : ORIGIN = 0 \times 1000, LENGTH = 0 \times 1000
  slow ram : ORIGIN = 0 \times 3000, LENGTH = 0 \times 1000
SECTIONS {
  CLASS(data) : { *(.data) }
  .data_fast_ram : { CLASS(data) *(.other) } >fast_ram
  .data slow ram : { CLASS(data) } >slow ram
```

This is almost, but not quite, that slide from before.



0x800 A, then B





Memory A (0x1000):

Memory B (0x1000):

11

# **Spilling Logic**

0x400 A, B

Overflow

Memory A (0x1000):





Memory B (0x1000):

# **Spilling Logic**



Memory A (0x1000):

Memory B (0x1000):



Spill at least 0x1200 - 0x1000 = 0x200 bytes

# **Spilling Logic**



# **Feature Interactions**

- /DISCARD/
- SHF\_MERGE Section Merging (e.g. strings)
- ONLY\_IF\_RO / ONLY\_IF\_RW
- Output Section Alignment
- Identical Code Folding (ICF)
- SHF\_LINK\_ORDER
- INSERT AFTER / INSERT BEFORE
- OVERWRITE\_SECTIONS

#### **Horrible Circular Dependency**



#### **Circular Dependency Resolution**



#### **Potential Spills**



18

# Linker Decisions (e.g. SHF\_MERGE)

Potential spills manipulated as if they were regular sections... for the most part.

Ensures that spill locations are always okay to move sections to.





Replace a potential spill with the original section.

The context was prepared for this by the potential spill.

Delete unused potential spills.



# **Future Work: Priority Ordering**

Sections are placed first-fit but the order of sections and the order of regions is arbitrary. Order memory regions best-first and sections by decreasing importance. First-fit greedily optimizes performance. Propeller? Use profiles to group code/data into sections with priorities? How is priority information communicated to the linker? How do priorities interact with e.g. ordering for thunk minimization?

# **Thanks for Listening! Questions?**

**LLD Section Class Documentation** 

LLD --enable-non-contiguous-regions Documentation

LLD Linker Section Packing RFC

<u>LLD --enable-non-contiguous-regions Implementation RFC</u>

#### STM32G4 Datasheet (ARM Cortex MO+ MCU)





0x1000 8000	CCM SRAM
0x1000 0000	Reserved
0x0808 0000	Elash memory
0x0800 0000	Flash memory
0x0008 0000	Reserved
	or SRAM, depending on BOOT configuration
0x0000 0000	100

#### No MMU, huh? Not even a tiny one?

Microcontrollers typically have as much MMU as they can afford.

A Memory Protection Unit (MPU) provides a small number (e.g. 8) of segments.

These have protection but not remapping.

Remapping is just an add, so why's it missing?

Eight manual segments isn't very good. Even a Motorola 68451 MMU had 32.

Very many memory operations would fault and require the OS to update the segment table.