

Impossible Perspectives in Data Layout



Defining Data Layouts

- LLVM has per-target Data Layouts
- Alignment constraints and object size rules
- Explicit padding for more elaborate rules

$\frac{20}{200}$	e	$\frac{200}{61}$	1
$\frac{20}{100}$	m:e	$\frac{100}{30.5}$	2
$\frac{20}{70}$	P:32:32	$\frac{70}{21.3}$	3
$\frac{20}{50}$	i1:32-i8:8	$\frac{50}{15.2}$	4
$\frac{20}{40}$	i16:16-i32:32	$\frac{40}{12.2}$	5
$\frac{20}{30}$	i64:64-i128:128	$\frac{30}{9.14}$	6
$\frac{20}{25}$	f16:16-f32:32-f64:64	$\frac{25}{7.62}$	7
$\frac{20}{20}$	n8:16:32:64-G3-A0-P0	$\frac{20}{6.1}$	8
$\frac{20}{15}$	v32:16:16-v48:16:16	$\frac{15}{4.57}$	9
$\frac{20}{13}$	v64:32:32-v96:32:32	$\frac{13}{3.96}$	10
$\frac{20}{10}$	v128:64:64-v192:64:64	$\frac{10}{3.05}$	11



Example: Explicit Padding

```
struct S {  
    long long x;  
    alignas(32) int y;  
};
```

```
%struct.S = type { i64, [24 x i8], i32, [28 x i8] }
```



Example: Explicit Padding

```
struct S {  
    long long x;  
    alignas(32) int y;  
};
```

```
%struct.S = type { i64, [24 x i8], i32, [28 x i8] }
```

Note the padding after the element

HLSL's CBuffer

- HLSL's CBuffers have unusual layout rules
- These were designed around early GPUs
- 16-byte registers with packing rules




That's Right! It goes in a 16-byte register




Example: Scalars and Vectors

- Packed into 16-byte registers
- 1-4 element vectors are element aligned
- Will not cross a register boundary

```
cbuffer cb {  
    float a;  
    float3 b;  
    float3 c;  
    float2 d;  
    float e;  
    float f;  
}
```



<https://maraneshi.github.io/HLSL-ConstantBufferLayoutVisualizer/>



Example: Structs

- Always start on a register boundary
- No implied padding

```
struct S {  
    int i;  
};  
cbuffer cb {  
    S a;  
    S b;  
    int j;  
}
```



<https://maraneshi.github.io/HLSL-ConstantBufferLayoutVisualizer/>




Example: Arrays

- Each element starts on a register boundary
- No padding after last element

```
cbuffer cb {  
    float a[3];  
    float2 b;  
}
```



<https://maraneshi.github.io/HLSL-ConstantBufferLayoutVisualizer/>




Example: Arrays


- Each element starts on a register boundary
- No padding after last element

```
cbuffer cb {  
    float a[3];  
    float2 b;  
}
```

Padding between elements but not after



<https://maraneshi.github.io/HLSL-ConstantBufferLayoutVisualizer/>



Implicit vs Explicit Padding


- `[ n x i8 ]` is ambiguous
- Need original type for GPU driver metadata
- The SPIR-V type encodes index and offset
- We used `target("Padding", n)`



Potential Outside of HLSL

- Should we have a first class `pad8` type?
- Full control of layouts (`vk::offset`)
- Scalar replacement of aggregates (SROA)
- Transformation validation (alive)
- Sanitizers





Thank You!