


### By the end of this tutorial...

- What is LLVM's Scheduling Model
- How do other parts of LLVM use Scheduling Model
- What are Scheduling Model's connections with hardware
- How can we improve this framework




### Scheduling Model: The Inception



- Increase instruction level parallelism
- Reduce the number of register spillings




Increase Instruction Level Parallelism



Avoid stalling the processor pipeline



Increase Instruction Level Parallelism




### Avoid stalling the processor pipeline

• Make the pipeline **busy** 



Increase Instruction Level Parallelism




### Avoid stalling the processor pipeline

- Make the pipeline busy
- Avoid multiple instructions competing for the same processor resource




Increase Instruction Level Parallelism






Increase Instruction Level Parallelism





# Latency, Resource, and Occupancy

Instruction	Latency (cycles)	Resource	Occupancy (cycles)
load	10	LSU	2
mul	4	ALU1	2
sub	3	ALU0	1






# **Itinerary Scheding Model**


Legacy scheduling model framework

- Split instruction execution into stages
- Duration (i.e. occupancy) and resources used in each stage
- When will the result be available (i.e. latency)






## Instruction Stages: From a Hardware Perspective



- IF: Instruction Fetch
- ID: Instruction Decode
- RR: Register Read
- EXE: Execution
- MEM: Memory
- WB: Write Back




### Instruction Stages: From a Hardware Perspective



- IF: Instruction Fetch
- ID: Instruction Decode
- RR: Register Read
- EXE: Execution
- MEM: Memory
- WB: Write Back




### Instruction Stages with Superscalar Processors






### Instruction Stages with Superscalar Processors



	Resource	Occupancy
Instr0	IEX0	2
Instrl	IEX0	2
Instr2	IEXO, IEX1	1
Instr3	IEXO, IEX1	1
Instr4	IEX1	3
Instr5	IEXO, IEX1	1



Contemporary scheduling model framework





An Example

```
// In RISCVInstrInfo.td
def ADD : ALU_rr<0b0000000, 0b000, "add", Commutable=1>,
            Sched<[WriteIALU, ReadIALU, ReadIALU]>;
// In RISCVSchedSiFive7.td*

    Resource

def : WriteRes<WriteIALU, [PipeAB]> {
  let Latency = 3;
  let AcquireAtCycles = [0];
let ReleaseAtCycles = [1];
Occupancy
```



Processor resources

```
PipeA
// In RISCVSchedSiFive7.td*
def PipeA : ProcResource<1>;
                                                       PipeB
def PipeB : ProcResource<1>;
def PipeAB : ProcResGroup<[PipeA, PipeB]>; ← PipeA or PipeB
def : WriteRes<WriteIALU, [PipeAB]> {
  let Latency = 3;
  let AcquireAtCycles = [0];
  let ReleaseAtCycles = [1];
```



#### Processor resources

```
// In RISCVSchedSiFive7.td*

def PipeA : ProcResource<1>;

def PipeB : ProcResource<1>;

def PipeAB : ProcResGroup<[PipeA, PipeB]>;

def : WriteRes<WriteIALU, [PipeAB]>;

def : WriteRes<WriteIMul, [PipeB]>; 		 Can only run on PipeB
```



#### **Processor resources**

```
// In RISCVSchedSiFive7.td*

def PipeA : ProcResource<1>;

def PipeB : ProcResource<1>;

def PipeAB : ProcResGroup<[PipeA, PipeB]>;

def : WriteRes<WriteIALU, [PipeAB]>;

def : WriteRes<WriteIMul, [PipeB]>;

def : WriteRes<WriteIDiv, [PipeB, IDiv]> Need PipeB and IDiv
```



Occupancy: Acquire/ReleaseAtCycles

```
def : WriteRes<WriteIDiv, [PipeB, IDiv]> {
    let Latency = 34;
    let AcquireAtCycles = [0, 0];
    let ReleaseAtCycles = [1, 33];
}

AcquireAtCycles
ReleaseAtCycles[0]
```



Unpipelined instructions

```
def : WriteRes<WriteIDiv, [PipeB, IDiv]> {
    let Latency = 34;
    let AcquireAtCycles = [0, 0];
    let ReleaseAtCycles = [1, 33];
}

AcquireAtCycles

ReleaseAtCycles[0]

ReleaseAtCycles[1]
```




Latency

Occupancy: Acquire/ReleaseAtCycles


#### To Learn More:

https://www.youtube.com/watch?v=XWBVLcdzmFg






Instruction	Latency	Resource	Occupancy
load	10	LSU	2
mul	4	ALU0	2
sub	3	ALU1	1



```
def : WriteRes<WriteIMul, [ALU0]> {
  let Latency = 4;
  let AcquireAtCycles = [0];
  let ReleaseAtCycles = [2];
}
```



Instruction	Latency	Resource	Occupancy
load	10	LSU	2
mul	4	ALU0	2
sub	3	ALU1	1



```
def : WriteRes<WriteIMul, [ALU0]> {
  let Latency = 4;
  let AcquireAtCycles = [0];
  let ReleaseAtCycles = [2];
}
```




Avoid **Data Hazard** 



Instruction	Latency	Resource	Occupancy
load	10	LSU	2
mul	4	ALU0	2
sub	3	ALU1	1


```
def : WriteRes<WriteIMul, [ALU0]> {
 let Latency = 4;
 let AcquireAtCycles = [0];
 let ReleaseAtCycles = [2];
```





Instruction	Latency	Resource	Occupancy
load	10	LSU	2
mul	4	ALU0	2
sub	3	ALU1	1





def : WriteRes<WriteIMul, [ALU0]> {


let AcquireAtCycles = [0];

let ReleaseAtCycles = [2];

let Latency = 4;




Hardware solution for avoiding hazards





Case study with Ilvm-mca: data hazard



Instruction	Resource
fmul.s	FEX0

- **D**: dispatch
- **=**: stall
- **e**: executing
- **E**: end execution
- **R**: retire




### Case study with Ilvm-mca: data hazard

\$ llvm-mca -mtriple=riscv64 -mcpu=sifive-p470 -timeline

Index	0123456789				
[0,0]	DeeeeER .	fmul.s	ft0,	ft0,	ft1
[0,1]	D====eeeER	fmul.s	ft2,	ft2,	ft0

D=eeeeE---R fmul.s ft3, ft4



Instruction	Resource
fmul.s	FEX0

- **D**: dispatch
- **=**: stall
- **e**: executing
- **E**: end execution
- **R**: retire




[0,2]

### Case study with Ilvm-mca: structural hazard

\$ llvm-mca -mtriple=riscv64 -mcpu=sifive-p470 -timeline

Index	0123456	
[0,0]	DeeER	mul s0, s0, s1
[0,1]	D=eeER.	mul a0, a0, a1
[0,2]	D==eeER	mul a2, a2, a3
[0,3]	.DeER	add s9, s9, s10
[0,4]	.DeER	add s11, s11, t3



Instruction	Resource
add	IEXO, IEX1, IEX2
mul	IEX2


- **D**: dispatch
- =: stall
- **e**: executing
- **E**: end execution
- **R**: retire



### Case study with Ilvm-mca: structural hazard

\$ llvm-mca -mtriple=riscv64 -mcpu=sifive-p470 -timeline

Index	01 <mark>23</mark> 456				
[0,0]	DeeER	mul	s0,	s0,	s1
[0,1]	D=eeER.	mul	a0,	a0,	a1
[0,2]	D==eER	mul	a2,	a2,	a3
[0,3]	.DeER	add	s9,	s9,	s10
[0,4]	.DeER	add	s11,	s11	L, t3



Buffer

IEX0

IEX1

IEX2

- **D**: dispatch
- **=**: stall
- **e**: executing
- **E**: end execution
- **R**: retire




**Unified Reservation Station** 

```
// In RISCVSchedSiFiveP400.td*

def SiFiveP400Model : SchedMachineModel {
   let MicroOpBufferSize = 96;
}

let BufferSize = -1 in {
   def IEXQ0 : ProcResource<1>;
   def IEXQ1 : ProcResource<1>;
   def IEXQ2 : ProcResource<1>;
   def FEXQ0 : ProcResource<1>;
}
```





**Decoupled Reservation Station** 


```
// In RISCVSchedTTAscalonD8.td*
let BufferSize = 16 in {
  def AscalonFXA : ProcResource<1>;
  def AscalonFXB : ProcResource<1>;
  def AscalonFXC : ProcResource<2>;
  def AscalonFXD : ProcResource<2>;
  def AscalonFYD : ProcResource<2>;
}
```






**Decoupled Reservation Station** 

```
// In RISCVSchedTTAscalonD8.td*
let BufferSize = 16 in {
   def AscalonFXA : ProcResource<1>;
   def AscalonFXB : ProcResource<1>;
   def AscalonFXC : ProcResource<2>;
   def AscalonFXD : ProcResource<2>;
   def AscalonFYD : ProcResource<2>;
}
```









In-order cores

```
// In RISCVSchedSiFive7.td*
let BufferSize = 0 in {
  def PipeA : ProcResource<1>;
  def PipeB : ProcResource<1>;
}
def PipeAB : ProcResGroup<[PipeA, PipeB]>;
```






#### *In-order* cores

```
let BufferSize = 0 in {
                                                     Dispatch
                                                              Buffer
  def PipeA : ProcResource<1>;
                                                                            MUL
                                               InstB
                                                                     InstA
  def PipeB : ProcResource<1>;
def PipeAB : ProcResGroup<[PipeA, PipeB]>;
// In RISCVSchedSyntacoreSCR7.td*
def ALU MUL IS : ProcResource<1> { let BufferSize = 8; }
def ALU DIV IS : ProcResource<1> { let BufferSize = 8; }
def MUL : ProcResource<1> { let BufferSize = 1; }
def DIV : ProcResource<1> { let BufferSize = 1; }
```



*In-order* cores

#### BufferSize = 0



- **D**: dispatch
- **=**: stall
- **e**: executing
- **E**: end execution
- **R**: retire




#### *In-order* cores

```
BufferSize = 1
$ llvm-mca -mtriple=riscv64 -mcpu=syntacore-scr7 -timeline
                                     0123456789
                  0123456789
                                                        0123456789
                            0123456789 0123456789
Index
         0123456789
[0,0]
                                                                           s0, s1, s1
         DedeeeeeeeeeeeER
                                                                           a0, a1, a1
[0,1]
                                                                    divw
            ================eeeeeeeeeeeeeeER
[0,2]
                            D=======eeeeeeeeeeeeER
                                                                    divw
                                                                           a2, a3, a3
                                 Dispatch right after the first instruction was issued, wait
                                 inside the buffer
```

- **D**: dispatch
- **=**: stall
- **e**: executing
- **E**: end execution
- **R**: retire







# Q: How do you leverage different OoO BufferSizes?

Buffer IEX0 IEX0 **Buffer** IEX1 IEX[0] IEX1 Buffer IEX2 Buffer Buffer Ilvm-mca: IEX[1] IEX2 Buffer FEX0 FEX[0] FEX0 Buffer FEX[1]

Machine Scheduler: "That's the neat part, WE DON'T"




### Machine Scheduler: Out-of-Order Cores

- Does the minimal amount of efforts to predict hazards
  - Rationale: Nearly impossible to predict during compile-time



### Machine Scheduler: Out-of-Order Cores

- Does the *minimal* amount of efforts to predict hazards
  - Rationale: Nearly impossible to predict during compile-time
- The condition where a buffer might be full: N < W\*K 1
  - N: buffer size
  - W: number of instructions that go into this buffer per cycle
  - K: largest occupancy that can execute in this pipe






### Machine Scheduler: In-Order Cores

MicroOpBufferSize & BufferSize = 0

 We can predict stallings more accurately during compile-time






### Machine Scheduler: In-Order Cores

#### MicroOpBufferSize & BufferSize = 0

- We can predict stallings more accurately during compile-time
- Machine Scheduler doesn't even consider an instruction if it might induce any kind of hazards






### **Machine Scheduler: Hazards**






### **Machine Scheduler: Hazards**





### Machine Scheduler: BufferSize = 1

In-Order core...scheduled out-of-order-ly?





# Machine Scheduler: The *Duality* of BufferSize = 1

Too **optimistic** on a capability (i.e. out-of-order-ness) that doesn't even exist



#### FWIW...

Machine Scheduler does consider *data hazards* when it's scheduling for BufferSize = 1. But not structural hazards



## Machine Scheduler: The *Duality* of BufferSize = 1

Too **optimistic** on a capability (i.e. out-of-order-ness) that doesn't even exist



An escape hatch when in-order scheduling (i.e. BufferSize = 0) is too strict or pessimistic


#### FWIW...

Machine Scheduler does consider data hazards when it's scheduling for BufferSize = 1. But not structural hazards


#### Example:

Sometimes we want to schedule aggressively for **register pressure** even though there is a hazard











## **Status Quo**





## **Potential User: TTI Cost Model**





### **Potential User: TTI Cost Model**

MachineInstr MCInst

Scheduling Model

#### **Pros**

 Scheduling model can be the centralized place to provide such kinds of information

#### Cons

- Mapping LLVM IR instructions to low-level ones can be (really) challenging
- Necessity: how many non-trivial instructions will actually benefit from this?

#### LLVM IR

TargetTransformInfo (TTI)

RISCVTargetTransformInfo

- Throughput
- Latency
- CodeSize
- Weighted Latency & CodeSize



### Other Potential Uses

- Software pipelining "lite": scheduling-model-guided loop unrolling
- Validate instruction scheduling with LLVM MCA
- Sort ISel patterns by latency

commit 3622f15491d4ae3b27f3399031933bd888e20cf0 Author: Chris Lattner <sabre@nondot.org> Date: Wed Sep 28 17:57:56 2005 +0000

Prefer cheaper patterns to more expensive ones.

Print the costs to the generated

file

Ilvm-svn: 23492





What does LLVM's Scheduling Model provide

Scheduling Model is all about how it's **used** and **perceived** 

Potential areas we can apply Scheduling Model to








Buffer per pipe v.s. Pipes sharing the same buffer

```
1 : occupancy 1 cy
7 : occupancy 7 cy
```

```
let BufferSize = 3 in {
  def PipeA : ProcResource<1>;
  def PipeB : ProcResource<1>;
}
def PipeAB : ProcResGroup<[PipeA, PipeB]>;
def : WriteRes<WriteIALU, [PipeAB]>;

let BufferSize = 6 in {
  def PipeAB : ProcResource<2>;
}
def : WriteRes<WriteIALU, [PipeAB]>;
```






Buffer per pipe v.s. Pipes sharing the same buffer

```
1 : occupancy 1 cy
```

7 : occupancy 7 cy

```
let BufferSize = 3 in {
  def PipeA : ProcResource<1>;
  def PipeB : ProcResource<1>;
}
def PipeAB : ProcResGroup<[PipeA, PipeB]>;
def : WriteRes<WriteIALU, [PipeAB]>;

let BufferSize = 6 in {
  def PipeAB : ProcResource<2>;
}
```






def : WriteRes<WriteIALU, [PipeAB]>;


Buffer per pipe v.s. Pipes sharing the same buffer


1 : occupancy 1 cy

7 : occupancy 7 cy

```
let BufferSize = 3 in {
  def PipeA : ProcResource<1>;
  def PipeB : ProcResource<1>;
}
def PipeAB : ProcResGroup<[PipeA, PipeB]>;
def : WriteRes<WriteIALU, [PipeAB]>;
```









Buffer per pipe v.s. Pipes sharing the same buffer

```
1 : occupancy 1 cy
```

7 : occupancy 7 cy

```
let BufferSize = 3 in {
  def PipeA : ProcResource<1>;
  def PipeB : ProcResource<1>;
}
def PipeAB : ProcResGroup<[PipeA, PipeB]>;
def : WriteRes<WriteIALU, [PipeAB]>;
```

