LLVM 20.0.0git
|
This is the complete list of members for llvm::RISCVAsmBackend, including all inherited members.
allowAutoPadding() const | llvm::MCAsmBackend | inlinevirtual |
allowEnhancedRelaxation() const | llvm::MCAsmBackend | inlinevirtual |
allowLinkerRelaxation() const | llvm::MCAsmBackend | inline |
applyFixup(const MCAssembler &Asm, const MCFixup &Fixup, const MCValue &Target, MutableArrayRef< char > Data, uint64_t Value, bool IsResolved, const MCSubtargetInfo *STI) const override | llvm::RISCVAsmBackend | virtual |
createDwoObjectWriter(raw_pwrite_stream &OS, raw_pwrite_stream &DwoOS) const | llvm::MCAsmBackend | |
createObjectTargetWriter() const override | llvm::RISCVAsmBackend | virtual |
createObjectWriter(raw_pwrite_stream &OS) const | llvm::MCAsmBackend | |
Endian | llvm::MCAsmBackend | |
evaluateTargetFixup(const MCAssembler &Asm, const MCFixup &Fixup, const MCFragment *DF, const MCValue &Target, const MCSubtargetInfo *STI, uint64_t &Value, bool &WasForced) override | llvm::RISCVAsmBackend | virtual |
finishLayout(MCAssembler const &Asm) const | llvm::MCAsmBackend | inlinevirtual |
fixupNeedsRelaxation(const MCFixup &Fixup, uint64_t Value) const | llvm::MCAsmBackend | inlinevirtual |
fixupNeedsRelaxationAdvanced(const MCAssembler &Asm, const MCFixup &Fixup, bool Resolved, uint64_t Value, const MCRelaxableFragment *DF, const bool WasForced) const override | llvm::RISCVAsmBackend | virtual |
generateCompactUnwindEncoding(const MCDwarfFrameInfo *FI, const MCContext *Ctxt) const | llvm::MCAsmBackend | inlinevirtual |
getFixupKind(StringRef Name) const override | llvm::RISCVAsmBackend | virtual |
getFixupKindInfo(MCFixupKind Kind) const override | llvm::RISCVAsmBackend | virtual |
getMaximumNopSize(const MCSubtargetInfo &STI) const | llvm::MCAsmBackend | inlinevirtual |
getMinimumNopSize() const | llvm::MCAsmBackend | inlinevirtual |
getNumFixupKinds() const override | llvm::RISCVAsmBackend | inlinevirtual |
getRelaxedOpcode(unsigned Op) const | llvm::RISCVAsmBackend | |
getTargetOptions() const | llvm::RISCVAsmBackend | inline |
handleAddSubRelocations(const MCAssembler &Asm, const MCFragment &F, const MCFixup &Fixup, const MCValue &Target, uint64_t &FixedValue) const override | llvm::RISCVAsmBackend | virtual |
handleAssemblerFlag(MCAssemblerFlag Flag) | llvm::MCAsmBackend | inlinevirtual |
isDarwinCanonicalPersonality(const MCSymbol *Sym) const | llvm::MCAsmBackend | |
isMicroMips(const MCSymbol *Sym) const | llvm::MCAsmBackend | inlinevirtual |
mayNeedRelaxation(const MCInst &Inst, const MCSubtargetInfo &STI) const override | llvm::RISCVAsmBackend | virtual |
MCAsmBackend(llvm::endianness Endian, unsigned RelaxFixupKind=MaxFixupKind) | llvm::MCAsmBackend | protected |
MCAsmBackend(const MCAsmBackend &)=delete | llvm::MCAsmBackend | |
operator=(const MCAsmBackend &)=delete | llvm::MCAsmBackend | |
relaxDwarfCFA(const MCAssembler &Asm, MCDwarfCallFrameFragment &DF, bool &WasRelaxed) const override | llvm::RISCVAsmBackend | virtual |
relaxDwarfLineAddr(const MCAssembler &Asm, MCDwarfLineAddrFragment &DF, bool &WasRelaxed) const override | llvm::RISCVAsmBackend | virtual |
RelaxFixupKind | llvm::MCAsmBackend | |
relaxInstruction(MCInst &Inst, const MCSubtargetInfo &STI) const override | llvm::RISCVAsmBackend | virtual |
relaxLEB128(const MCAssembler &Asm, MCLEBFragment &LF, int64_t &Value) const override | llvm::RISCVAsmBackend | virtual |
reset() | llvm::MCAsmBackend | inlinevirtual |
RISCVAsmBackend(const MCSubtargetInfo &STI, uint8_t OSABI, bool Is64Bit, const MCTargetOptions &Options) | llvm::RISCVAsmBackend | inline |
setForceRelocs() | llvm::RISCVAsmBackend | inline |
shouldForceRelocation(const MCAssembler &Asm, const MCFixup &Fixup, const MCValue &Target, const MCSubtargetInfo *STI) override | llvm::RISCVAsmBackend | virtual |
shouldInsertExtraNopBytesForCodeAlign(const MCAlignFragment &AF, unsigned &Size) override | llvm::RISCVAsmBackend | virtual |
shouldInsertFixupForCodeAlign(MCAssembler &Asm, MCAlignFragment &AF) override | llvm::RISCVAsmBackend | virtual |
writeNopData(raw_ostream &OS, uint64_t Count, const MCSubtargetInfo *STI) const override | llvm::RISCVAsmBackend | virtual |
~MCAsmBackend() | llvm::MCAsmBackend | virtual |
~RISCVAsmBackend() override=default | llvm::RISCVAsmBackend |