|
LLVM 20.0.0git
|
This is the complete list of members for llvm::Thumb2InstrInfo, including all inherited members.
| AddDReg(MachineInstrBuilder &MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI) const | llvm::ARMBaseInstrInfo | |
| analyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl< MachineOperand > &Cond, bool AllowModify=false) const override | llvm::ARMBaseInstrInfo | |
| analyzeCompare(const MachineInstr &MI, Register &SrcReg, Register &SrcReg2, int64_t &CmpMask, int64_t &CmpValue) const override | llvm::ARMBaseInstrInfo | |
| analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const override | llvm::ARMBaseInstrInfo | |
| analyzeSelect(const MachineInstr &MI, SmallVectorImpl< MachineOperand > &Cond, unsigned &TrueOp, unsigned &FalseOp, bool &Optimizable) const override | llvm::ARMBaseInstrInfo | |
| areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1, int64_t &Offset2) const override | llvm::ARMBaseInstrInfo | |
| ARMBaseInstrInfo(const ARMSubtarget &STI) | llvm::ARMBaseInstrInfo | explicitprotected |
| breakPartialRegDependency(MachineInstr &, unsigned, const TargetRegisterInfo *TRI) const override | llvm::ARMBaseInstrInfo | |
| buildOutlinedFrame(MachineBasicBlock &MBB, MachineFunction &MF, const outliner::OutlinedFunction &OF) const override | llvm::ARMBaseInstrInfo | |
| canCauseFpMLxStall(unsigned Opcode) const | llvm::ARMBaseInstrInfo | inline |
| ClobbersPredicate(MachineInstr &MI, std::vector< MachineOperand > &Pred, bool SkipDead) const override | llvm::ARMBaseInstrInfo | |
| commuteInstructionImpl(MachineInstr &MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override | llvm::Thumb2InstrInfo | |
| convertToThreeAddress(MachineInstr &MI, LiveVariables *LV, LiveIntervals *LIS) const override | llvm::ARMBaseInstrInfo | |
| copyFromCPSR(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, unsigned DestReg, bool KillSrc, const ARMSubtarget &Subtarget) const | llvm::ARMBaseInstrInfo | |
| copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, const DebugLoc &DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override | llvm::Thumb2InstrInfo | |
| copyToCPSR(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, unsigned SrcReg, bool KillSrc, const ARMSubtarget &Subtarget) const | llvm::ARMBaseInstrInfo | |
| createMIROperandComment(const MachineInstr &MI, const MachineOperand &Op, unsigned OpIdx, const TargetRegisterInfo *TRI) const override | llvm::ARMBaseInstrInfo | |
| CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override | llvm::ARMBaseInstrInfo | |
| CreateTargetMIHazardRecognizer(const InstrItineraryData *II, const ScheduleDAGMI *DAG) const override | llvm::ARMBaseInstrInfo | |
| CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override | llvm::ARMBaseInstrInfo | |
| decomposeMachineOperandsTargetFlags(unsigned TF) const override | llvm::ARMBaseInstrInfo | |
| describeLoadedValue(const MachineInstr &MI, Register Reg) const override | llvm::ARMBaseInstrInfo | protected |
| duplicate(MachineBasicBlock &MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &Orig) const override | llvm::ARMBaseInstrInfo | |
| expandLoadStackGuardBase(MachineBasicBlock::iterator MI, unsigned LoadImmOpc, unsigned LoadOpc) const | llvm::ARMBaseInstrInfo | protected |
| expandPostRAPseudo(MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| extraSizeToPredicateInstructions(const MachineFunction &MF, unsigned NumInsts) const override | llvm::ARMBaseInstrInfo | |
| foldImmediate(MachineInstr &UseMI, MachineInstr &DefMI, Register Reg, MachineRegisterInfo *MRI) const override | llvm::ARMBaseInstrInfo | |
| getExecutionDomain(const MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| getExtractSubregLikeInputs(const MachineInstr &MI, unsigned DefIdx, RegSubRegPairAndIdx &InputReg) const override | llvm::ARMBaseInstrInfo | protected |
| getFramePred(const MachineInstr &MI) const | llvm::ARMBaseInstrInfo | inline |
| getInsertSubregLikeInputs(const MachineInstr &MI, unsigned DefIdx, RegSubRegPair &BaseReg, RegSubRegPairAndIdx &InsertedReg) const override | llvm::ARMBaseInstrInfo | protected |
| getInstSizeInBytes(const MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| getNop() const override | llvm::Thumb2InstrInfo | |
| getNumLDMAddresses(const MachineInstr &MI) const | llvm::ARMBaseInstrInfo | |
| getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &DefMI, unsigned DefIdx, const MachineInstr &UseMI, unsigned UseIdx) const override | llvm::ARMBaseInstrInfo | |
| getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override | llvm::ARMBaseInstrInfo | |
| getOutliningCandidateInfo(const MachineModuleInfo &MMI, std::vector< outliner::Candidate > &RepeatedSequenceLocs) const override | llvm::ARMBaseInstrInfo | |
| getOutliningTypeImpl(const MachineModuleInfo &MMI, MachineBasicBlock::iterator &MIT, unsigned Flags) const override | llvm::ARMBaseInstrInfo | |
| getPartialRegUpdateClearance(const MachineInstr &, unsigned, const TargetRegisterInfo *) const override | llvm::ARMBaseInstrInfo | |
| getPredicate(const MachineInstr &MI) const | llvm::ARMBaseInstrInfo | inline |
| getRegisterInfo() const override | llvm::Thumb2InstrInfo | inlinevirtual |
| getRegSequenceLikeInputs(const MachineInstr &MI, unsigned DefIdx, SmallVectorImpl< RegSubRegPairAndIdx > &InputRegs) const override | llvm::ARMBaseInstrInfo | protected |
| getSerializableBitmaskMachineOperandTargetFlags() const override | llvm::ARMBaseInstrInfo | |
| getSerializableDirectMachineOperandTargetFlags() const override | llvm::ARMBaseInstrInfo | |
| getSubtarget() const | llvm::ARMBaseInstrInfo | inline |
| getUndefInitOpcode(unsigned RegClassID) const override | llvm::ARMBaseInstrInfo | inline |
| getUnindexedOpcode(unsigned Opc) const override | llvm::Thumb2InstrInfo | virtual |
| hasNOP() const | llvm::ARMBaseInstrInfo | |
| insertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef< MachineOperand > Cond, const DebugLoc &DL, int *BytesAdded=nullptr) const override | llvm::ARMBaseInstrInfo | |
| insertOutlinedCall(Module &M, MachineBasicBlock &MBB, MachineBasicBlock::iterator &It, MachineFunction &MF, outliner::Candidate &C) const override | llvm::ARMBaseInstrInfo | |
| isAddImmediate(const MachineInstr &MI, Register Reg) const override | llvm::ARMBaseInstrInfo | |
| isCopyInstrImpl(const MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | protected |
| isCPSRDefined(const MachineInstr &MI) | llvm::ARMBaseInstrInfo | static |
| isFpMLxInstruction(unsigned Opcode) const | llvm::ARMBaseInstrInfo | inline |
| isFpMLxInstruction(unsigned Opcode, unsigned &MulOpc, unsigned &AddSubOpc, bool &NegAcc, bool &HasLane) const | llvm::ARMBaseInstrInfo | |
| isFunctionSafeToOutlineFrom(MachineFunction &MF, bool OutlineFromLinkOnceODRs) const override | llvm::ARMBaseInstrInfo | |
| isLegalToSplitMBBAt(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI) const override | llvm::Thumb2InstrInfo | |
| isLoadFromStackSlot(const MachineInstr &MI, int &FrameIndex) const override | llvm::ARMBaseInstrInfo | |
| isLoadFromStackSlotPostFE(const MachineInstr &MI, int &FrameIndex) const override | llvm::ARMBaseInstrInfo | |
| isMBBSafeToOutlineFrom(MachineBasicBlock &MBB, unsigned &Flags) const override | llvm::ARMBaseInstrInfo | |
| isPredicable(const MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| isPredicated(const MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| isProfitableToDupForIfCvt(MachineBasicBlock &MBB, unsigned NumCycles, BranchProbability Probability) const override | llvm::ARMBaseInstrInfo | inline |
| isProfitableToIfCvt(MachineBasicBlock &MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override | llvm::ARMBaseInstrInfo | |
| isProfitableToIfCvt(MachineBasicBlock &TMBB, unsigned NumT, unsigned ExtraT, MachineBasicBlock &FMBB, unsigned NumF, unsigned ExtraF, BranchProbability Probability) const override | llvm::ARMBaseInstrInfo | |
| isProfitableToUnpredicate(MachineBasicBlock &TMBB, MachineBasicBlock &FMBB) const override | llvm::ARMBaseInstrInfo | |
| isSchedulingBoundary(const MachineInstr &MI, const MachineBasicBlock *MBB, const MachineFunction &MF) const override | llvm::Thumb2InstrInfo | |
| isStoreToStackSlot(const MachineInstr &MI, int &FrameIndex) const override | llvm::ARMBaseInstrInfo | |
| isStoreToStackSlotPostFE(const MachineInstr &MI, int &FrameIndex) const override | llvm::ARMBaseInstrInfo | |
| isSwiftFastImmShift(const MachineInstr *MI) const | llvm::ARMBaseInstrInfo | |
| isUnspillableTerminatorImpl(const MachineInstr *MI) const override | llvm::ARMBaseInstrInfo | inline |
| loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override | llvm::Thumb2InstrInfo | |
| mergeOutliningCandidateAttributes(Function &F, std::vector< outliner::Candidate > &Candidates) const override | llvm::ARMBaseInstrInfo | |
| optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override | llvm::ARMBaseInstrInfo | |
| optimizeSelect(MachineInstr &MI, SmallPtrSetImpl< MachineInstr * > &SeenMIs, bool) const override | llvm::Thumb2InstrInfo | |
| PredicateInstruction(MachineInstr &MI, ArrayRef< MachineOperand > Pred) const override | llvm::ARMBaseInstrInfo | |
| predictBranchSizeForIfCvt(MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| produceSameValue(const MachineInstr &MI0, const MachineInstr &MI1, const MachineRegisterInfo *MRI) const override | llvm::ARMBaseInstrInfo | |
| reMaterialize(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, Register DestReg, unsigned SubIdx, const MachineInstr &Orig, const TargetRegisterInfo &TRI) const override | llvm::ARMBaseInstrInfo | |
| removeBranch(MachineBasicBlock &MBB, int *BytesRemoved=nullptr) const override | llvm::ARMBaseInstrInfo | |
| ReplaceTailWithBranchTo(MachineBasicBlock::iterator Tail, MachineBasicBlock *NewDest) const override | llvm::Thumb2InstrInfo | |
| reverseBranchCondition(SmallVectorImpl< MachineOperand > &Cond) const override | llvm::ARMBaseInstrInfo | |
| setExecutionDomain(MachineInstr &MI, unsigned Domain) const override | llvm::ARMBaseInstrInfo | |
| shouldOutlineFromFunctionByDefault(MachineFunction &MF) const override | llvm::ARMBaseInstrInfo | |
| shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override | llvm::ARMBaseInstrInfo | |
| shouldSink(const MachineInstr &MI) const override | llvm::ARMBaseInstrInfo | |
| storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override | llvm::Thumb2InstrInfo | |
| SubsumesPredicate(ArrayRef< MachineOperand > Pred1, ArrayRef< MachineOperand > Pred2) const override | llvm::ARMBaseInstrInfo | |
| Thumb2InstrInfo(const ARMSubtarget &STI) | llvm::Thumb2InstrInfo | explicit |
1.9.6