|
LLVM
14.0.0git
|
Functions | |
| Generic address nodes are lowered to some combination of target independent and machine specific | SDNodes (for example:MipsISD::{Highest, Higher, Hi, Lo}) depending upon relocation model |
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in the pseudo code generated | got (sym)) |
Variables | |
| MIPS Relocation Principles In | LLVM |
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td | namely |
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td | GlobalTLSAddress |
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td | JumpTable |
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td | ConstantPool |
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td | ExternalSymbol |
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td BlockAddress The MIPS backend uses several principles to handle these Code for lowering addresses references to machine dependent code is factored into common code for generating different address forms and is called by the relocation model specific lowering | function |
| Generic address nodes are lowered to some combination of target independent and machine specific | ABI |
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For | example |
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in | getAddrLocal |
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in the pseudo code generated | is |
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in the pseudo code generated got | ( | sym | ) |
| Generic address nodes are lowered to some combination of target independent and machine specific SDNodes | ( | for example:MipsISD::{Highest, Higher, Hi, Lo} | ) |
| Generic address nodes are lowered to some combination of target independent and machine specific ABI |
Definition at line 34 of file Relocation.txt.
Referenced by llvm::MipsSEInstrInfo::adjustStackPtr(), llvm::RISCVTargetLowering::CanLowerReturn(), CC_RISCV(), computeDataLayout(), llvm::createMipsAsmBackend(), llvm::MipsSEFrameLowering::determineCalleeSaves(), llvm::MipsSEFrameLowering::emitEpilogue(), llvm::MipsSEFrameLowering::emitPrologue(), llvm::MipsAsmPrinter::emitStartOfAsmFile(), llvm::MipsSEFrameLowering::getFrameIndexReference(), llvm::MipsRegisterInfo::getPointerRegClass(), llvm::MipsFunctionInfo::initGlobalBaseReg(), llvm::MipsCallLowering::lowerCall(), llvm::MipsCallLowering::lowerFormalArguments(), llvm::MipsMCAsmInfo::MipsMCAsmInfo(), llvm::RISCVTargetELFStreamer::RISCVTargetELFStreamer(), llvm::RISCVTargetLowering::RISCVTargetLowering(), llvm::RISCVTargetLowering::shouldExtendTypeInLibCall(), and llvm::orc::EPCIndirectionUtils::writeResolverBlock().
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td ConstantPool |
Definition at line 6 of file Relocation.txt.
Referenced by GetCaseResults(), and llvm::MachineFunction::getConstantPool().
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For example |
Definition at line 38 of file Relocation.txt.
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td ExternalSymbol |
Definition at line 7 of file Relocation.txt.
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td BlockAddress The MIPS backend uses several principles to handle these Code for lowering addresses references to machine dependent code is factored into common code for generating different address forms and is called by the relocation model specific lowering function |
Definition at line 12 of file Relocation.txt.
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in getAddrLocal |
Definition at line 38 of file Relocation.txt.
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td GlobalTLSAddress |
Definition at line 6 of file Relocation.txt.
| Generic address nodes are lowered to some combination of target independent and machine specific and compilation options The choice of specific instructions that are to be used is delegated to ISel which in turn relies on TableGen patterns to choose subtarget specific instructions For in the pseudo code generated is |
Definition at line 41 of file Relocation.txt.
| MIPS Relocation Principles In there are several elements of the llvm::ISD::NodeType enum that deal with addresses and or relocations These are defined in include llvm Target TargetSelectionDAG td JumpTable |
Definition at line 6 of file Relocation.txt.
Referenced by getAttrFromCode(), getAttrKindEncoding(), and getRawAttributeMask().
| MIPS Relocation Principles In LLVM |
Definition at line 3 of file Relocation.txt.
1.8.17