LLVM 19.0.0git
llvm::MipsInstrInfo Member List

This is the complete list of members for llvm::MipsInstrInfo, including all inherited members.

adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &MBB, MachineBasicBlock::iterator I) const =0llvm::MipsInstrInfopure virtual
analyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl< MachineOperand > &Cond, bool AllowModify) const overridellvm::MipsInstrInfo
analyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl< MachineOperand > &Cond, bool AllowModify, SmallVectorImpl< MachineInstr * > &BranchInstrs) constllvm::MipsInstrInfo
BranchType enum namellvm::MipsInstrInfo
BT_Cond enum valuellvm::MipsInstrInfo
BT_CondUncond enum valuellvm::MipsInstrInfo
BT_Indirect enum valuellvm::MipsInstrInfo
BT_NoBranch enum valuellvm::MipsInstrInfo
BT_None enum valuellvm::MipsInstrInfo
BT_Uncond enum valuellvm::MipsInstrInfo
create(MipsSubtarget &STI)llvm::MipsInstrInfostatic
decomposeMachineOperandsTargetFlags(unsigned TF) const overridellvm::MipsInstrInfo
describeLoadedValue(const MachineInstr &MI, Register Reg) const overridellvm::MipsInstrInfo
findCommutedOpIndices(const MachineInstr &MI, unsigned &SrcOpIdx1, unsigned &SrcOpIdx2) const overridellvm::MipsInstrInfo
genInstrWithNewOpc(unsigned NewOpc, MachineBasicBlock::iterator I) constllvm::MipsInstrInfo
getEquivalentCompactForm(const MachineBasicBlock::iterator I) constllvm::MipsInstrInfo
getInstSizeInBytes(const MachineInstr &MI) const overridellvm::MipsInstrInfo
GetMemOperand(MachineBasicBlock &MBB, int FI, MachineMemOperand::Flags Flags) constllvm::MipsInstrInfoprotected
getOppositeBranchOpc(unsigned Opc) const =0llvm::MipsInstrInfopure virtual
getRegisterInfo() const =0llvm::MipsInstrInfopure virtual
getSerializableDirectMachineOperandTargetFlags() const overridellvm::MipsInstrInfo
HasForbiddenSlot(const MachineInstr &MI) constllvm::MipsInstrInfo
HasFPUDelaySlot(const MachineInstr &MI) constllvm::MipsInstrInfo
HasLoadDelaySlot(const MachineInstr &MI) constllvm::MipsInstrInfo
insertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef< MachineOperand > Cond, const DebugLoc &DL, int *BytesAdded=nullptr) const overridellvm::MipsInstrInfo
insertNoop(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI) const overridellvm::MipsInstrInfo
insertNop(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, DebugLoc DL) constllvm::MipsInstrInfo
isAddImmediate(const MachineInstr &MI, Register Reg) const overridellvm::MipsInstrInfo
isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const overridellvm::MipsInstrInfo
isBranchWithImm(unsigned Opc) constllvm::MipsInstrInfoinlinevirtual
isZeroImm(const MachineOperand &op) constllvm::MipsInstrInfoprotected
loadRegFromStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const =0llvm::MipsInstrInfopure virtual
loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const overridellvm::MipsInstrInfoinline
MipsInstrInfo(const MipsSubtarget &STI, unsigned UncondBrOpc)llvm::MipsInstrInfoexplicit
removeBranch(MachineBasicBlock &MBB, int *BytesRemoved=nullptr) const overridellvm::MipsInstrInfo
reverseBranchCondition(SmallVectorImpl< MachineOperand > &Cond) const overridellvm::MipsInstrInfo
SafeInForbiddenSlot(const MachineInstr &MI) constllvm::MipsInstrInfo
SafeInFPUDelaySlot(const MachineInstr &MIInSlot, const MachineInstr &FPUMI) constllvm::MipsInstrInfo
SafeInLoadDelaySlot(const MachineInstr &MIInSlot, const MachineInstr &LoadMI) constllvm::MipsInstrInfo
storeRegToStack(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const =0llvm::MipsInstrInfopure virtual
storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const overridellvm::MipsInstrInfoinline
Subtargetllvm::MipsInstrInfoprotected
UncondBrOpcllvm::MipsInstrInfoprotected
verifyInstruction(const MachineInstr &MI, StringRef &ErrInfo) const overridellvm::MipsInstrInfo