Abstract

This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level models (TLMs) for heterogeneous multi-core designs. The inputs are application C processes and their mapping to processing units in the platform. The processing unit model consists of pipelined datapath, memory hierarchy and branch delay model. Using the processing unit model, the basic blocks in the C processes are analyzed and annotated with estimated delays. This is followed by a code generation phase where delay-annotated C code is generated and linked with a SystemC wrapper consisting of inter-process communication channels. The generated TLM is compiled and executed natively on the host machine. Our key contribution is that the estimation technique is close to cycle-accurate, it can be applied to any multi-core platform and it produces high-speed native compiled TLMs. For experiments, timed TLMs for industrial scale designs such as MP3 decoder were automatically generated for 4 heterogeneous multi-processor platforms with up to 5 PEs under 1 minute. Each TLM simulated under 1 second, compared to 3-4 hrs of instruction set simulation (ISS) and 15-18 hrs of RTL simulation. Comparison to on-board measurement showed only 8% error on average in estimated number of cycles.

1. Introduction

Heterogeneous multiprocessor platforms are increasingly being used in system design to deal with growing complexity and performance demands of modern applications. However, choosing the optimal platform for a given application and the optimal mapping of the application to the platform is crucial. Such system level decisions require early and accurate estimation of performance for a given design choice. Cycle accurate models do provide accuracy but may not be available for the whole platform. Furthermore, cycle accurate instruction set simulation models (ISS) for processors and RTL models for custom HW are too slow for efficient design space exploration. Although ISS models use an instruction set abstraction, the mapped application is interpreted by ISS at run time, which slows down simulation. Our proposed native compiled timed TLMs bypass the problem of interpreted models using a preprocessing step that annotates the application code basic blocks with accurate delay estimates. Hence, our TLMs provide performance estimates that are cycle approximate but simulate at speeds close to reference C code.

The performance annotation of application code can be done at various levels of accuracy by considering different features of a processing element (PE) such as operation scheduling policy, cache size and policy and so on. The PE model is a set of these parameter values. While generating the timed TLM, each basic block in the application is analyzed to compute the estimated number of cycles needed to execute it on the given PE. The number and combination of parameters used to model the PE, determine the accuracy of the estimation. Therefore, several timed TLMs are possible depending on the detail of PE modeling. The more detailed the PE model, the longer is the delay computation time. A tradeoff is needed to determine the optimal abstraction of PE modeling. In this paper, we consider operation scheduling policy, datapath structure, memory delay and branch delay as the most important parameters for PE modeling. We use an abstract bus channel based communication model [16] to manage the problem size.

The rest of the paper is organized as follows. In Section 2, we present a comparison of our technique with state of the art dynamic estimation techniques. In Section 3 we position TLM estimation framework as part of a system design methodology. In Section 4, we describe our estimation algorithms and software architecture. Experimental results scalability and accuracy with several multi-processor design examples are presented in Section 5. Finally, we wind up
the paper with conclusions and future work.

2. Related Work

There have been several efforts in early performance estimation of multiprocessor systems for the past 15 years. The approaches can broadly be categorized as static, semi-static, and dynamic. Static approaches use analytical models of the platform architecture to compute delays for applications mapped to them. Semi-static approaches use source level profiling to gather application characteristics and use the application to platform mapping to generate performance estimates. Fully dynamic approaches, such as the one espoused in this paper, use platform models to generate timed executable model of the design that produces estimation data at run time. ISS and virtual platforms are popular examples of dynamic approaches.

Each estimation approach can be evaluated on the basis of speed, accuracy, abstraction level and generality. Speed and accuracy are natural concerns. Abstraction level is important because during early estimation, detailed models of the PEs may not be available. Finally, generality is relevant because a heterogeneous platform may have custom PEs. A purely SW estimation technique relies on instruction set abstraction and may not be applicable to such a platform.

In [12], a static estimation based on a designer-specified evaluation scenario is proposed. However, the estimation is not cycle level and is not applicable to custom HW. SW performance estimation techniques [9], [8], [2], [3], and [4] claim to provide estimation at transaction level, but they do not take into account the processor datapath structure. Unlike above techniques, [10] and [5] can take into account the datapath structure by using ISS, but the generated models are extremely slow. [14], [7], [13] provide fast system simulation models, but they are not retargetable and cannot consider custom hardware which makes them unscalable. Simplescalar [1] is a well known retargetable ISS that can provide cycle accurate estimation result but is several orders slower than TLM.

3. TLM Estimation Framework

Figure 1 shows TLM estimation framework in the context of a system design methodology, enabled by the Embedded System Environment (ESE) [6] tool set from the Center for Embedded Computer Systems (CECS), UC Irvine. Our TLM estimation tool is part of the ESE front-end. Designers may have several models with different abstraction levels to describe a multiprocessor system. TLMs offer fast simulation at a higher level of abstraction. On the other hand, Pin-Cycle Accurate Models (PCAMs) have detailed design implementation but simulate much slower. Designer generates TLMs from the design decisions to verify the system early in the design cycle. Then, TLMs go through cycle accurate synthesis step resulting in PCAMs. Using PCAMs, designers optimize and re-verify their design to meet given design constraints. After PCAMs are finalized, HW synthesis and SW compilation are performed to generate prototype board design. The time spent in TLM generation and test is in order of hours. In case of PCAMs and prototype board design, it is in order of weeks and months respectively. Therefore, design and verification with PCAMs is too slow to efficiently explore the design space. Our proposed design methodology applies performance annotation before TLM generation. The timed TLMs allow the designer to perform fast and early evaluation of design choices. This can shorten the system design cycle drastically, because design iteration with TLM simulation is in the order of few hours.
along with the processing unit model (PUM). PUM characterizes the structure of PE and has the scheduling policy for the PE. The estimated timing delay for each basic block is added at the end of the basic block and the timing annotated process code is input to the TLM generator.

4. Estimation Tool Architecture

4.1. Processing Unit Model (PUM)

The PUM consists of the following data models:

1. **Execution model** consists of scheduling policy and operation mapping table. The scheduling policy defines the operation scheduling algorithm used by the PE such as ASAP, ALAP, List etc. The operation mapping table keeps two flags: demand_operand and commit_result that specify the pipeline stages where the operation needs operand and commits the result, respectively. Furthermore, a usage table is associated with each operation pointing to the datapath unit and mode used by operation in each pipeline stage.

2. **Datapath model** is a set of functional units, and pipelines. Functional unit has an id, type, quantity, possible operation modes, and delays for each operation mode. For example, ALU may have addition and multiplication modes with different delays. Pipeline model defines the function units used per stage. Multiple pipelines are allowed for superscalar architectures.

3. **Branch delay model** is a statistical model that store the branch prediction policy, cycles lost for misprediction and the average misprediction ratio.

4. **Memory model** is also a statistical model that stores the average i-cache and d-cache hit-rates and cache memory access latencies for a set of cache sizes. The external memory latency is also specified here.

Figure 4 shows the PUM examples for custom HW (DCT). DCT has a non-pipelined datapath and no memory hierarchy. The register files and block rams used for storage have a single cycle delay. The absence of a pipeline in DCT is modeled as an equivalent single issue pipeline with only one stage in its PUM. In Figure 5, the PUM of a MIPS-like microprocessor (MicroBlaze) is described. This PUM has configurable instruction/data cache and single issue pipeline. As shown in the examples above, PUM is flexible and general enough to describe not only configurable embedded processors but also custom IPs.
4.2. Estimation Algorithm

The DFG Timing Annotator in Figure 3 computes the estimated delay for each basic block using the PUM. The estimated basic block delay has three components:

1. number of cycles for operation schedule,
2. delays due to cache-misses, and
3. branch misprediction penalties

In order to compute the scheduling delay, we simulate the DFG of the basic block on the execution model in the PUM while assuming optimistic cache behavior of 100% hit rate and no branch misprediction.

Algorithm 1: Optimistic Scheduling

1. \( \text{delay} = 0 \)
2. \( c_{set} = \{ \} \) // operations in pipeline
3. \( d_{set} = \{ \} \) // operations done
4. \( r_{set} = \{ x \} \) all operations in BB } // remaining operations
5. initialize pipeline // list data structure for pipeline
6. while \( |d_{set}| != \# \text{ of BB operations} \) do
7. \( \text{for all pipeline do} \)
8. \( d_{set} = d_{set} U \text{advClock}(pipeline) \)
9. \( c_{set} = c_{set} \cdot d_{set} \)
10. \( \text{end for} \)
11. \( \text{for all pipeline do} \)
12. \( c_{set} = c_{set} U \text{AssignOps}(pipeline.stg1, r_{set}) \)
13. \( r_{set} = r_{set} \cdot c_{set} \)
14. \( \text{end for} \)
15. \( \text{delay} = \text{delay} + 1 \)
16. \( \text{end while} \)
17. return \( \text{delay} \)

Algorithm 1 computes the scheduling delay for a basic block with optimistic assumptions. The basic idea of the algorithm is to simulate the scheduling behavior of the PE to compute the cycle delay for a single DFG. The PE behavior is simulated by function \( \text{advClock} \) (line 8) until all operations in the DFG are completed i.e. done set has all the operations on the basic block (line 6). The simulation is guaranteed to terminate because there are no cycles in the DFG. We start by initializing the pipeline data structure. In the first iteration, \( \text{advClock} \) does nothing because the pipeline is still empty. Function \( \text{AssignOps} \) assigns operations from the remaining set to the first stage of the pipeline, based on the Operation Scheduling Policy in PUM. The assigned operations are added to the current set (line 12).

Function \( \text{advClock} \) simulates each pipeline stage as follows. A commit set of operations in the DFG is maintained. These are operations that have moved beyond their commit stage of the pipeline (marked by commit flag). Thus the results of these operations are ready. For all operations in a given stage, a counter keeps the remaining cycles for the operation in the current stage. For every call to \( \text{advClock} \), all counters are decremented by one. If a counter reaches 0, it is advances to the next stage if the next stage in not a demand stage. For a demand stage, the data dependencies of the operation are checked. If all the dependencies are in the commit set (i.e. all operands are available and no data hazard), then the operation is advanced to the next stage. Finally, \( \text{advClock} \) returns the set of operations that are in their last stage and have remaining cycle counter value of 0. These operations are added to the done set (line 8). Finally, the scheduling delay is returned (line 17).

Algorithm 2: Compute BB Delay

1. \( \text{BB delay} = \text{OptimisticSchedule}() \)
2. if PE is pipelined then
3. \( \text{BB delay} += \text{BP miss rate} * \text{Br penalty} \)
4. end if
5. if PE has i-cache then
6. \( \text{BB delay} += \# \text{ of BB Ops} \cdot (\text{i-cache miss rate} \cdot \text{i-cache miss penalty} + \text{i-cache hit rate} \cdot \text{i-cache delay}) \)
7. end if
8. if PE has d-cache then
9. \( \text{BB delay} += \# \text{ of BB Operands} \cdot (\text{d-cache miss rate} \cdot \text{d-cache miss penalty} + \text{d-cache hit rate} \cdot \text{d-cache delay}) \)
10. end if
11. return \( \text{BB delay} \)

To incorporate the delays from cache miss and branch misprediction, Algorithm 2 is used. It uses the optimistic scheduling delay from Algorithm 1 and adds to it the product of branch misprediction rate and penalty values from
4.3. Timed TLM Generation

Once the delays for each basic block in each application process are estimated, we annotate them to the process source code. For this purpose, the estimation engine uses the LLVM compiler infrastructure [11] for addition of a \texttt{wait()} function call to each basic block. The annotation is performed on the internal CDFG data structure using the LLVM API. Recall the the original CDFG has been created by the LLVM parser. Finally, C code for the processes with the annotated wait calls is generated by LLVM code generator. This C code is then compiled and linked with a SystemC wrapper to generate the timed TLM executable.

The SystemC wrapper is simply a transaction level programming model of the platform. It consists of instantiated modules for each PE with interfaces to channels for respective buses. The bus channel provides abstract interprocess communication functions [16]. Each application process mapped to a PE is instantiated as a \texttt{SC\ PROCESS}. The functions for the process are implemented in C code that was annotated by the estimation engine. The SystemC wrapper also carries the implementation of the \texttt{wait} function that is called at the end of each basic block. The process ID is passed as parameter to the \texttt{wait} call. The \texttt{wait} function keeps the accumulated delay for each process at any given time during the TLM simulation. At each interprocess transaction boundary, the accumulated delays are applied to the SystemC simulation using the \texttt{sc\ wait()} function. We do not apply \texttt{sc\ wait} after each basic block execution because it is an expensive function that forces the SystemC simulation kernel to reschedule simulation events. Inter-process transactions are the minimum granularity for applying \texttt{sc\ wait} and this granularity is user controllable in the estimation engine.

5. Experimental Results

![Figure 6. MP3 Decoder Application](image-url)

To evaluate our estimation engine, we generated TLMs for 4 designs of MP3 decoder application as shown in Figure 6. The most computationally intensive functions are FilterCore and IMDCT. The first design was a pure software implementation on MicroBlaze [15] referred to as SW. In the second design, referred to as SW+1, the left channel FilterCore function was moved to a custom HW component. In the third design, SW+2, both FilterCore and IMDCT for the left channel were moved to custom HW components. Finally, in design SW+4, FilterCore and IMDCT from both channels were moved to custom HW components. Also, several instruction and data cache sizes for MicroBlaze were tried. The design goal was to reduce the decoding time for each MP3 frame without incurring significant area penalty.

Timed TLMs were generated for each of the above designs using our estimation engine. ISS models were generated for the pure SW application only because fast cycle accurate C models were unavailable for custom HW components. PCAM models were developed by manually coding RTL for the custom HW components. Finally, the PCAMs were synthesized and downloaded to Xilinx FF896 board using ISE and EDK tools for on-board measurements.

Table 1 shows simulation time for the generated timed TLMs in comparison to purely functional TLMs, and PCAMs. ISS could only be used for the SW design and took 3.2 hours to complete simulation of 1 frame decoding. We also show the annotation time for the different designs. It can be seen that annotation time increases as HW components are added because custom HW units use a more complex operation scheduling policy than MicroBlaze. However, even for a complex design like SW+4, the annotation time is close to a minute. The simulation time for the timed TLMs is under a second like functional TLMs. In contrast, ISS and PCAM simulations are in the order of hours.

<table>
<thead>
<tr>
<th>Design</th>
<th>Anno.</th>
<th>TLM_func</th>
<th>TLM_timed</th>
<th>PCAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW</td>
<td>31.181 s</td>
<td>0.002 s</td>
<td>0.004 s</td>
<td>15.93 h</td>
</tr>
<tr>
<td>SW+1</td>
<td>49.841 s</td>
<td>0.006 s</td>
<td>0.216 s</td>
<td>17.56 h</td>
</tr>
<tr>
<td>SW+2</td>
<td>47.364 s</td>
<td>0.010 s</td>
<td>0.253 s</td>
<td>17.71 h</td>
</tr>
<tr>
<td>SW+4</td>
<td>71.108 s</td>
<td>0.012 s</td>
<td>0.355 s</td>
<td>18.06 h</td>
</tr>
</tbody>
</table>

**Table 1. Scalability Results: Annotation and Simulation Time for Timed TLM**

<table>
<thead>
<tr>
<th>I cache</th>
<th>D cache</th>
<th>Board Cycles</th>
<th>ISS Cycles</th>
<th>Error</th>
<th>TLM Cycles</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>0k/0k</td>
<td></td>
<td>27.22M</td>
<td>16.47M</td>
<td>39.48%</td>
<td>25.51M</td>
<td>6.27%</td>
</tr>
<tr>
<td>2k/2k</td>
<td></td>
<td>8.91M</td>
<td>7.28M</td>
<td>18.38%</td>
<td>8.32M</td>
<td>6.68%</td>
</tr>
<tr>
<td>8k/4k</td>
<td></td>
<td>5.83M</td>
<td>5.62M</td>
<td>3.55%</td>
<td>5.55M</td>
<td>4.74%</td>
</tr>
<tr>
<td>16k/16k</td>
<td></td>
<td>4.41M</td>
<td>5.13M</td>
<td>-16.32%</td>
<td>5.02M</td>
<td>-13.83%</td>
</tr>
<tr>
<td>32k/16k</td>
<td></td>
<td>4.38M</td>
<td>5.11M</td>
<td>-16.60%</td>
<td>4.99M</td>
<td>-13.89%</td>
</tr>
<tr>
<td>Average</td>
<td></td>
<td>N/A</td>
<td>18.86%</td>
<td>N/A</td>
<td>9.08%</td>
<td>N/A</td>
</tr>
</tbody>
</table>

**Table 2. Accuracy Results (SW only)**
<table>
<thead>
<tr>
<th>I/D Cache Size</th>
<th>SW+1 Board</th>
<th>SW+1 TLM</th>
<th>Error</th>
<th>SW+2 Board</th>
<th>SW+2 TLM</th>
<th>Error</th>
<th>SW+4 Board</th>
<th>SW+4 TLM</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>0k/0k</td>
<td>26235952</td>
<td>23874437</td>
<td>9.00%</td>
<td>24692474</td>
<td>20204483</td>
<td>18.18%</td>
<td>24673298</td>
<td>20082499</td>
<td>18.61%</td>
</tr>
<tr>
<td>2k/2k</td>
<td>7314936</td>
<td>7838744</td>
<td>-7.16%</td>
<td>5847507</td>
<td>6770896</td>
<td>-15.79%</td>
<td>6083583</td>
<td>6652535</td>
<td>-9.35%</td>
</tr>
<tr>
<td>8k/4k</td>
<td>5790118</td>
<td>5261430</td>
<td>9.13%</td>
<td>26235952</td>
<td>23874437</td>
<td>9.00%</td>
<td>4486701</td>
<td>4494908</td>
<td>-0.18%</td>
</tr>
<tr>
<td>16k/16k</td>
<td>4997837</td>
<td>4765105</td>
<td>4.66%</td>
<td>4310239</td>
<td>4196674</td>
<td>2.63%</td>
<td>4231982</td>
<td>4077381</td>
<td>3.65%</td>
</tr>
<tr>
<td>32k/16k</td>
<td>4375281</td>
<td>4737844</td>
<td>-8.29%</td>
<td>4239167</td>
<td>4172609</td>
<td>1.57%</td>
<td>4149428</td>
<td>4054285</td>
<td>2.29%</td>
</tr>
<tr>
<td>Average</td>
<td>N/A</td>
<td>N/A</td>
<td>7.65%</td>
<td>N/A</td>
<td>N/A</td>
<td>7.97%</td>
<td>N/A</td>
<td>N/A</td>
<td>6.82%</td>
</tr>
</tbody>
</table>

Table 3. Accuracy Results: Error % against Board Measurement

Table 2 show accuracy results for estimation with ISS and TLMs relative to actual board measurements. The cycle counts are in millions. It is interesting to note that average error in timed TLM estimation was actually half of ISS estimation error. This is because the MicroBlaze ISS available to us did not model memory access accurately enough.

Table 3 shows results for accuracy of the estimation designs with HW units compared to on-board measurement, using a timer. On an average the estimates were within 6-9% of board measurements, which is a very high degree of accuracy. Error rates did fluctuate for different cache sizes and we used absolute error values to compute averages. We could not get any conclusive results on the sensitivity of estimation to the statistical memory and branch prediction models in PUM. This is the focus of our future research.

6. Conclusions

We presented a technique and tool for cycle approximate retargetable performance estimation using TLMs. The tool is part of the Embedded System Environment (ESE) toolset that also includes SystemC TLM generation from graphical platform and application capture. Results with design of MP3 decoder application showed that our estimation engine is scalable to complex heterogeneous platforms and its estimation results are within 9% of actual board measurements. As a result ESE allows designers to experiment with different platforms and applications since timed TLMs are generated automatically for any design change. For future work, we plan to improve our PE data models by adding RTOS parameters. We also want to study the sensitivity of estimation results to our statistical memory delay and branch penalty models.

Acknowledgments

We would like to thank Pramod Chandraiah for reference code of MP3 decoder and Lochi Yu for the TLM generator. We would like to thank previous generations of CAD lab members at UC Irvine for contributions to basic principles that our work builds on.

References