

# CodeGen Overview and Focus on Selection DAGs

---

Dan Gohman

# What does CodeGen do?

- \* A very large analysis
- \* Input: LLVM IR
- \* Output: Machine Code
  - \* optimize for “efficient” generated code
  - \* run quickly

# CodeGen Phases

- \* Preparation
- \* Selection DAG
  - \* Instruction Selection and Scheduling
- \* Register Allocation
- \* Output

# Intro

Input: LLVM IR

bb:

```
%i = phi i32 [ 0, %entry ], [ %i.next, %bb ]  
%sum = phi double [ 0.0, %entry ], [ %sum.next, %bb ]
```


```
%t0 = getelementptr i64* %x, i32 %i  
%t1 = load i64* %t0  
%t2 = mul i64 %t1, 101  
%t3 = add i64 %t2, 3  
store i64 %t3, i64* %t0
```

```
%t4 = getelementptr double* %y, i32 %i  
%t5 = load double* %t4  
%sum.next = add double %sum, %t5
```

```
%i.next = add i32 %i, 1  
%exitcond = icmp eq i32 %i.next, %n  
br i1 %exitcond, label %return, label %bb
```


# Intro

## SDNode



SDValue

SDUse






## SelectionDAG

dag-combine! input for example:bb



# Intro





# Selection DAG Phases

Lower

Combine

Legalize

Combine

Select

Schedule



```

bb:
%i = phi i32 [ 0, %entry ],
      [ %i.next, %bb ]
%sum = phi double [ 0.0, %entry ],
        [ %sum.next, %bb ]

%t0 = getelementptr i64* %x, i32 %i
%t1 = load i64* %t0
%t2 = mul i64 %t1, 101
%t3 = add i64 %t2, 3
store i64 %t3, i64* %t0


%t4 = getelementptr double*
%t5 = load double* %t4
%sum.next = add double %sum,
            %t5

%i.next = add i32 %i, 1
%exitcond = icmp eq i32 %i.next, %n
br i1 %exitcond, label %return, label %bb

```

Lower

- Combine
- Legalize
- Combine
- Select
- Schedule





bb:

```

%i = phi i32 [ 0, %entry
              [ %i.next,
                add i32 %i, 1 ]
%sum = phi double [ 0.0, %entry ],
                [ %sum.next, %bb ]

```

```

%t0 = getelementptr i64* %x, i32 %i
%t1 = load i64* %t0
%t2 = mul i64 %t1, 101
%t3 = add i64 %t2, 3
store i64 %t3, i64* %t0

```

```

%t4 = getelementptr double*
%t5 = load double* %t4
%sum.next = add double %sum

```


```

%i.next = add i32 %i, 1
%exitcond = icmp eq i32 %i,
br i1 %exitcond, label %ret

```

add i32 %i, 1

Lower















Lower


# Combine

Legalize

Combine


Select

Schedule



dag-combine input for example:bb

legalize input for example:bb




dag-combine input for example:bb

legalize input for example:bb










dag-combine1 input for example.bb

legalize input for example.bb

# Combine




dag-combine input for example.bb


legalize input for example.bb

Lower  
Combine


# Legalize

Combine  
Select  
Schedule






# Legalize




legalize input for example bb




dag-combine2 input for example bb















Legalize



















Combine  
(again)

Constant: 0  
0x149666c  
i32

Constant: 101  
0x14966f4  
i32


Constant: 0  
0x149666c  
i32

Constant: 3  
0x14965e4  
i32

mul  
0x1496aac  
i32


add  
0x1496bbc  
i32

mul  
0x1496b34  
i32









Select

omReg
72a4
ch

add
Ox1817c34
i32

Constant: 1
Ox1817bac
i32


scheduler input for example:bb

isel input for example:bb





# Select





# Instruction Patterns

```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
        immSExt16:$imm))]>;
```



# Instruction Patterns

```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
        immSExt16:$imm))]>;
```

# Instruction Patterns

```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
        immSExt16:$imm))]>;
```

# Instruction Patterns

```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
        immSExt16:$imm))]>;
```

# Instruction Patterns

```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
        immSExt16:$imm))]>;
```



# Instruction Patterns

```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
        immSExt16:$imm))]>;
```

# Instruction Patterns


```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
          immSExt16:$imm))]>;
```

# Instruction Patterns

```
def ADDI :  
  DForm_2<14,  
    (outs GPRC:$rD),  
    (ins GPRC:$rA, s16imm:$imm),  
    "addi $rD, $rA, $imm",  
    IntGeneral,  
    [(set GPRC:$rD,  
      (add GPRC:$rA,  
        immSExt16:$imm))]>;
```

# Schedule

- Lower
- Combine
- Legalize
- Combine
- Select





Scheduling-Units Graph for example:bb



# Schedule



## SUnit



## ScheduleDAG

Scheduling-Units Graph for example:bb

# Schedule



Scheduling-Units Graph for example:bb







# Schedule

Output: A sequence of MachineInstrs

```
%reg1027 = PHI %reg1033, mbb<entry,0x1811988>, %reg1030, mbb<bb,0x18119f8>
%reg1028 = PHI %reg1034, mbb<entry,0x1811988>, %reg1029, mbb<bb,0x18119f8>
%reg1035 = MOV32ri 101
%EAX = MOV32rr %reg1035
MUL32m %reg1025, 8, %reg1027, 0, %EAX, %EDX, %EFLAGS, %EAX
%reg1036 = MOV32rr %EAX
%reg1037 = MOV32rr %EDX
%reg1038 = IMUL32rmi8 %reg1025, 8, %reg1027, 4, 101, %EFLAGS, Mem:LD(4,4)[t7+4]
%reg1039 = ADD32rr %reg1038, %reg1037, %EFLAGS
...
```

# SelectionDAG Future

- \* LegalizeTypes
- \* SEME regions, whole-functions
- \* More precise dependencies
- \* Fast -O0 isel?
- \* BURG-style isel?

# CodeGen continues...

- \* Late Code Motion
- \* Register Allocation
- \* Output

Questions?