Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

DAG combiner asserts due to extend in-register size mismatch for shufflevector #33090

Closed
dstutt opened this issue Jul 11, 2017 · 2 comments
Closed
Labels
bugzilla Issues migrated from bugzilla llvm:codegen

Comments

@dstutt
Copy link
Collaborator

dstutt commented Jul 11, 2017

Bugzilla Link 33743
Resolution FIXED
Resolved on Nov 18, 2017 15:59
Version trunk
OS All
Attachments Reproducer for shufflevec issue in DAGCombine
CC @RKSimon,@arsenm
Fixed by commit(s) 315307

Extended Description

This issue has been seen when compiling for the AMDGPU backend

llc -march=amdgcn shufflevec-dagcombine-issue.ll

This results in the following assert:

Assertion failed: VT.getSizeInBits() == Op.getValueSizeInBits() && "The sizes of the input and result must match in order to perform the " "extend in-register.", file ~\llvm\lib\CodeGen\SelectionDAG\SelectionDAG.cpp, line 1012

This looks like an issue in combineShuffleToVectorExtend

@dstutt
Copy link
Collaborator Author

dstutt commented Jul 11, 2017

I've got a potential fix for this issue

See https://reviews.llvm.org/D35241

@RKSimon
Copy link
Collaborator

RKSimon commented Nov 18, 2017

rL315307

@llvmbot llvmbot transferred this issue from llvm/llvm-bugzilla-archive Dec 10, 2021
This issue was closed.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bugzilla Issues migrated from bugzilla llvm:codegen
Projects
None yet
Development

No branches or pull requests

2 participants