You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This issue has been seen when compiling for the AMDGPU backend
llc -march=amdgcn shufflevec-dagcombine-issue.ll
This results in the following assert:
Assertion failed: VT.getSizeInBits() == Op.getValueSizeInBits() && "The sizes of the input and result must match in order to perform the " "extend in-register.", file ~\llvm\lib\CodeGen\SelectionDAG\SelectionDAG.cpp, line 1012
This looks like an issue in combineShuffleToVectorExtend
The text was updated successfully, but these errors were encountered:
Extended Description
This issue has been seen when compiling for the AMDGPU backend
llc -march=amdgcn shufflevec-dagcombine-issue.ll
This results in the following assert:
Assertion failed: VT.getSizeInBits() == Op.getValueSizeInBits() && "The sizes of the input and result must match in order to perform the " "extend in-register.", file ~\llvm\lib\CodeGen\SelectionDAG\SelectionDAG.cpp, line 1012
This looks like an issue in combineShuffleToVectorExtend
The text was updated successfully, but these errors were encountered: