LLVM 17.0.0git
|
Classes | |
struct | kernel_descriptor_t |
Enumerations | |
enum | : uint8_t { FLOAT_ROUND_MODE_NEAR_EVEN = 0 , FLOAT_ROUND_MODE_PLUS_INFINITY = 1 , FLOAT_ROUND_MODE_MINUS_INFINITY = 2 , FLOAT_ROUND_MODE_ZERO = 3 } |
enum | : uint8_t { FLOAT_DENORM_MODE_FLUSH_SRC_DST = 0 , FLOAT_DENORM_MODE_FLUSH_DST = 1 , FLOAT_DENORM_MODE_FLUSH_SRC = 2 , FLOAT_DENORM_MODE_FLUSH_NONE = 3 } |
enum | : uint8_t { SYSTEM_VGPR_WORKITEM_ID_X = 0 , SYSTEM_VGPR_WORKITEM_ID_X_Y = 1 , SYSTEM_VGPR_WORKITEM_ID_X_Y_Z = 2 , SYSTEM_VGPR_WORKITEM_ID_UNDEFINED = 3 } |
enum | : int32_t { COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) , COMPUTE_PGM_RSRC1 =(GRANULATED_WORKITEM_VGPR_COUNT, 0, 6) } |
enum | : int32_t { COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) , COMPUTE_PGM_RSRC2 =(ENABLE_PRIVATE_SEGMENT, 0, 1) } |
enum | : int32_t { COMPUTE_PGM_RSRC3_GFX90A =(ACCUM_OFFSET, 0, 6) , COMPUTE_PGM_RSRC3_GFX90A =(ACCUM_OFFSET, 0, 6) , COMPUTE_PGM_RSRC3_GFX90A =(ACCUM_OFFSET, 0, 6) , COMPUTE_PGM_RSRC3_GFX90A =(ACCUM_OFFSET, 0, 6) } |
enum | : int32_t { COMPUTE_PGM_RSRC3_GFX10_PLUS =(SHARED_VGPR_COUNT, 0, 4) , COMPUTE_PGM_RSRC3_GFX10_PLUS =(SHARED_VGPR_COUNT, 0, 4) , COMPUTE_PGM_RSRC3_GFX10_PLUS =(SHARED_VGPR_COUNT, 0, 4) , COMPUTE_PGM_RSRC3_GFX10_PLUS =(SHARED_VGPR_COUNT, 0, 4) , COMPUTE_PGM_RSRC3_GFX10_PLUS =(SHARED_VGPR_COUNT, 0, 4) , COMPUTE_PGM_RSRC3_GFX10_PLUS =(SHARED_VGPR_COUNT, 0, 4) } |
enum | : int32_t { KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) , KERNEL_CODE_PROPERTY =(ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER, 0, 1) } |
enum | : uint32_t { GROUP_SEGMENT_FIXED_SIZE_OFFSET = 0 , PRIVATE_SEGMENT_FIXED_SIZE_OFFSET = 4 , KERNARG_SIZE_OFFSET = 8 , RESERVED0_OFFSET = 12 , KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET = 16 , RESERVED1_OFFSET = 24 , COMPUTE_PGM_RSRC3_OFFSET = 44 , COMPUTE_PGM_RSRC1_OFFSET = 48 , COMPUTE_PGM_RSRC2_OFFSET = 52 , KERNEL_CODE_PROPERTIES_OFFSET = 56 , RESERVED2_OFFSET = 58 } |
anonymous enum : uint8_t |
Enumerator | |
---|---|
FLOAT_ROUND_MODE_NEAR_EVEN | |
FLOAT_ROUND_MODE_PLUS_INFINITY | |
FLOAT_ROUND_MODE_MINUS_INFINITY | |
FLOAT_ROUND_MODE_ZERO |
Definition at line 51 of file AMDHSAKernelDescriptor.h.
anonymous enum : uint8_t |
Enumerator | |
---|---|
FLOAT_DENORM_MODE_FLUSH_SRC_DST | |
FLOAT_DENORM_MODE_FLUSH_DST | |
FLOAT_DENORM_MODE_FLUSH_SRC | |
FLOAT_DENORM_MODE_FLUSH_NONE |
Definition at line 59 of file AMDHSAKernelDescriptor.h.
anonymous enum : uint8_t |
Enumerator | |
---|---|
SYSTEM_VGPR_WORKITEM_ID_X | |
SYSTEM_VGPR_WORKITEM_ID_X_Y | |
SYSTEM_VGPR_WORKITEM_ID_X_Y_Z | |
SYSTEM_VGPR_WORKITEM_ID_UNDEFINED |
Definition at line 67 of file AMDHSAKernelDescriptor.h.
anonymous enum : int32_t |
Definition at line 77 of file AMDHSAKernelDescriptor.h.
anonymous enum : int32_t |
Definition at line 102 of file AMDHSAKernelDescriptor.h.
anonymous enum : int32_t |
Enumerator | |
---|---|
COMPUTE_PGM_RSRC3_GFX90A | |
COMPUTE_PGM_RSRC3_GFX90A | |
COMPUTE_PGM_RSRC3_GFX90A | |
COMPUTE_PGM_RSRC3_GFX90A |
Definition at line 129 of file AMDHSAKernelDescriptor.h.
anonymous enum : int32_t |
Enumerator | |
---|---|
COMPUTE_PGM_RSRC3_GFX10_PLUS | |
COMPUTE_PGM_RSRC3_GFX10_PLUS | |
COMPUTE_PGM_RSRC3_GFX10_PLUS | |
COMPUTE_PGM_RSRC3_GFX10_PLUS | |
COMPUTE_PGM_RSRC3_GFX10_PLUS | |
COMPUTE_PGM_RSRC3_GFX10_PLUS |
Definition at line 141 of file AMDHSAKernelDescriptor.h.
anonymous enum : int32_t |
Definition at line 154 of file AMDHSAKernelDescriptor.h.
anonymous enum : uint32_t |
Definition at line 184 of file AMDHSAKernelDescriptor.h.