Go to the source code of this file.
|
enum | llvm::jitlink::riscv::EdgeKind_riscv : Edge::Kind {
llvm::jitlink::riscv::R_RISCV_32 = Edge::FirstRelocation,
llvm::jitlink::riscv::R_RISCV_64,
llvm::jitlink::riscv::R_RISCV_BRANCH,
llvm::jitlink::riscv::R_RISCV_JAL,
llvm::jitlink::riscv::R_RISCV_CALL,
llvm::jitlink::riscv::R_RISCV_CALL_PLT,
llvm::jitlink::riscv::R_RISCV_GOT_HI20,
llvm::jitlink::riscv::R_RISCV_PCREL_HI20,
llvm::jitlink::riscv::R_RISCV_PCREL_LO12_I,
llvm::jitlink::riscv::R_RISCV_PCREL_LO12_S,
llvm::jitlink::riscv::R_RISCV_HI20,
llvm::jitlink::riscv::R_RISCV_LO12_I,
llvm::jitlink::riscv::R_RISCV_LO12_S,
llvm::jitlink::riscv::R_RISCV_ADD8,
llvm::jitlink::riscv::R_RISCV_ADD16,
llvm::jitlink::riscv::R_RISCV_ADD32,
llvm::jitlink::riscv::R_RISCV_ADD64,
llvm::jitlink::riscv::R_RISCV_SUB8,
llvm::jitlink::riscv::R_RISCV_SUB16,
llvm::jitlink::riscv::R_RISCV_SUB32,
llvm::jitlink::riscv::R_RISCV_SUB64,
llvm::jitlink::riscv::R_RISCV_RVC_BRANCH,
llvm::jitlink::riscv::R_RISCV_RVC_JUMP,
llvm::jitlink::riscv::R_RISCV_SUB6,
llvm::jitlink::riscv::R_RISCV_SET6,
llvm::jitlink::riscv::R_RISCV_SET8,
llvm::jitlink::riscv::R_RISCV_SET16,
llvm::jitlink::riscv::R_RISCV_SET32,
llvm::jitlink::riscv::R_RISCV_32_PCREL
} |
| Represents riscv fixups. More...
|
|