CGPassBuilderOption.h

Go to the documentation of this file.

//===- CGPassBuilderOption.h - Options for pass builder ---------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file declares the CCState and CCValAssign classes, used for lowering
// and implementing calling conventions.
//
//===----------------------------------------------------------------------===//
 
#ifndef LLVM_TARGET_CGPASSBUILDEROPTION_H
#define LLVM_TARGET_CGPASSBUILDEROPTION_H
 
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/Compiler.h"
#include "llvm/Target/TargetOptions.h"
#include <optional>
 
namespace llvm {
 
class TargetMachine;
 
enum class RunOutliner {
  TargetDefault,
  AlwaysOutline,
  OptimisticPGO,
  ConservativePGO,
  NeverOutline
};
enum class RegAllocType { Unset, Default, Basic, Fast, Greedy, PBQP };
 
class RegAllocTypeParser : public cl::parser<RegAllocType> {
public:
  RegAllocTypeParser(cl::Option &O) : cl::parser<RegAllocType>(O) {}
  void initialize() {
    cl::parser<RegAllocType>::initialize();
    addLiteralOption("default", RegAllocType::Default,
                     "Default register allocator");
    addLiteralOption("pbqp", RegAllocType::PBQP, "PBQP register allocator");
    addLiteralOption("fast", RegAllocType::Fast, "Fast register allocator");
    addLiteralOption("basic", RegAllocType::Basic, "Basic register allocator");
    addLiteralOption("greedy", RegAllocType::Greedy,
                     "Greedy register allocator");
  }
};
 
// Not one-on-one but mostly corresponding to commandline options in
// TargetPassConfig.cpp.
struct CGPassBuilderOption {
  cl::boolOrDefault OptimizeRegAlloc = cl::boolOrDefault::BOU_UNSET;
  std::optional<bool> EnableIPRA;
  bool DebugPM = false;
  bool DisableVerify = false;
  bool EnableImplicitNullChecks = false;
  bool EnableBlockPlacementStats = false;
  bool EnableGlobalMergeFunc = false;
  bool EnableSinkAndFold = false;
  /// Run the machine scheduler while still in SSA, just before PHI
  /// elimination.
  bool EnableSSAMachineScheduler = false;
  bool EnableTailMerge = true;
  /// Enable LoopTermFold immediately after LSR.
  bool EnableLoopTermFold = false;
  bool MISchedPostRA = false;
  bool EnableGCEmptyBlocks = false;
 
  bool DisableLSR = false;
  bool DisableCGP = false;
  bool DisablePartialLibcallInlining = false;
  bool DisableConstantHoisting = false;
  bool DisableSelectOptimize = true;
  bool DisableAtExitBasedGlobalDtorLowering = false;
  bool DisableExpandReductions = false;
  bool DisableRAFSProfileLoader = false;
  bool DisableCFIFixup = false;
  bool PrintAfterISel = false;
  bool PrintISelInput = false;
  bool PrintRegUsage = false;
  bool RequiresCodeGenSCCOrder = false;
 
  RunOutliner EnableMachineOutliner = RunOutliner::TargetDefault;
  RegAllocType RegAlloc = RegAllocType::Unset;
  std::optional<GlobalISelAbortMode> EnableGlobalISelAbort;
  std::string FSProfileFile;
  std::string FSRemappingFile;
 
  MachineVerifierMode VerifyMachineCode = MachineVerifierMode::End;
 
  cl::boolOrDefault EnableFastISelOption = cl::boolOrDefault::BOU_UNSET;
  cl::boolOrDefault EnableRegAllocFastTied = cl::boolOrDefault::BOU_UNSET;
  cl::boolOrDefault EnableGlobalISelOption = cl::boolOrDefault::BOU_UNSET;
  cl::boolOrDefault DebugifyAndStripAll = cl::boolOrDefault::BOU_UNSET;
  cl::boolOrDefault DebugifyCheckAndStripAll = cl::boolOrDefault::BOU_UNSET;
};
 
LLVM_ABI CGPassBuilderOption getCGPassBuilderOption(const TargetMachine &TM);
 
} // namespace llvm
 
#endif // LLVM_TARGET_CGPASSBUILDEROPTION_H