TargetInstrInfo.h File Reference

#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/DenseMapInfo.h"
#include "llvm/ADT/Uniformity.h"
#include "llvm/CodeGen/MIRFormatter.h"
#include "llvm/CodeGen/MachineBasicBlock.h"
#include "llvm/CodeGen/MachineCombinerPattern.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineOperand.h"
#include "llvm/CodeGen/MachineOutliner.h"
#include "llvm/CodeGen/RegisterClassInfo.h"
#include "llvm/CodeGen/VirtRegMap.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/Support/BranchProbability.h"
#include "llvm/Support/Compiler.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/TypeSize.h"
#include <array>
#include <cassert>
#include <cstddef>
#include <cstdint>
#include <utility>
#include <vector>

Go to the source code of this file.

Classes
struct	llvm::DestSourcePair
struct	llvm::RegImmPair
	Used to describe a register and immediate addition. More...
struct	llvm::ExtAddrMode
	Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare. More...
class	llvm::TargetInstrInfo
	TargetInstrInfo - Interface to description of machine instruction set. More...
struct	llvm::TargetInstrInfo::RegSubRegPair
	A pair composed of a register and a sub-register index. More...
struct	llvm::TargetInstrInfo::RegSubRegPairAndIdx
	A pair composed of a pair of a register and a sub-register index, and another sub-register index. More...
struct	llvm::TargetInstrInfo::MachineBranchPredicate
	Represents a predicate at the MachineFunction level. More...
class	llvm::TargetInstrInfo::PipelinerLoopInfo
	Object returned by analyzeLoopForPipelining. More...
struct	llvm::TargetInstrInfo::SelectExpansion
	Describes how the select will be materialized: CondCycles - number of cycles for compare and branch TrueCycles - number of cycles to the True register FalseCycles - same for False NumInsts - number of instructions required for the select, 0 if this field is not supported by a given backend ClobberedPhysRegs - physical registers which will be defined by the newly inserted select. More...
struct	llvm::DenseMapInfo< TargetInstrInfo::RegSubRegPair >
	Provide DenseMapInfo for TargetInstrInfo::RegSubRegPair. More...

Namespaces
namespace	llvm
	This is an optimization pass for GlobalISel generic memory operations.

Typedefs
using	llvm::ParamLoadedValue = std::pair<MachineOperand, DIExpression*>