LLVM  7.0.0svn
AMDGPUMCTargetDesc.h
Go to the documentation of this file.
1 //===-- AMDGPUMCTargetDesc.h - AMDGPU Target Descriptions -----*- C++ -*-===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 //
10 /// \file
11 /// \brief Provides AMDGPU specific target descriptions.
12 //
13 //===----------------------------------------------------------------------===//
14 //
15 
16 #ifndef LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H
17 #define LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H
18 
19 #include "llvm/Support/DataTypes.h"
20 
21 #include <memory>
22 
23 namespace llvm {
24 class MCAsmBackend;
25 class MCCodeEmitter;
26 class MCContext;
27 class MCInstrInfo;
28 class MCObjectWriter;
29 class MCRegisterInfo;
30 class MCSubtargetInfo;
31 class MCTargetOptions;
32 class StringRef;
33 class Target;
34 class Triple;
35 class raw_pwrite_stream;
36 
37 Target &getTheAMDGPUTarget();
38 Target &getTheGCNTarget();
39 
40 MCCodeEmitter *createR600MCCodeEmitter(const MCInstrInfo &MCII,
41  const MCRegisterInfo &MRI,
42  MCContext &Ctx);
43 
44 MCCodeEmitter *createSIMCCodeEmitter(const MCInstrInfo &MCII,
45  const MCRegisterInfo &MRI,
46  MCContext &Ctx);
47 
48 MCAsmBackend *createAMDGPUAsmBackend(const Target &T,
49  const MCSubtargetInfo &STI,
50  const MCRegisterInfo &MRI,
51  const MCTargetOptions &Options);
52 
53 std::unique_ptr<MCObjectWriter>
54 createAMDGPUELFObjectWriter(bool Is64Bit, uint8_t OSABI,
55  bool HasRelocationAddend, raw_pwrite_stream &OS);
56 } // End llvm namespace
57 
58 #define GET_REGINFO_ENUM
59 #include "AMDGPUGenRegisterInfo.inc"
60 #undef GET_REGINFO_ENUM
61 
62 #define GET_INSTRINFO_ENUM
63 #define GET_INSTRINFO_OPERAND_ENUM
64 #define GET_INSTRINFO_SCHED_ENUM
65 #include "AMDGPUGenInstrInfo.inc"
66 #undef GET_INSTRINFO_SCHED_ENUM
67 #undef GET_INSTRINFO_OPERAND_ENUM
68 #undef GET_INSTRINFO_ENUM
69 
70 
71 #define GET_SUBTARGETINFO_ENUM
72 #include "AMDGPUGenSubtargetInfo.inc"
73 #undef GET_SUBTARGETINFO_ENUM
74 
75 #endif
Target & getTheGCNTarget()
The target for GCN GPUs.
MCCodeEmitter * createSIMCCodeEmitter(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, MCContext &Ctx)
Compute iterated dominance frontiers using a linear time algorithm.
Definition: AllocatorList.h:24
Target & getTheAMDGPUTarget()
The target which supports all AMD GPUs.
MCCodeEmitter * createR600MCCodeEmitter(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, MCContext &Ctx)
unsigned const MachineRegisterInfo * MRI
std::unique_ptr< MCObjectWriter > createAMDGPUELFObjectWriter(bool Is64Bit, uint8_t OSABI, bool HasRelocationAddend, raw_pwrite_stream &OS)
MCAsmBackend * createAMDGPUAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)