|
bool | llvm::ISD::isBitwiseLogicOp (unsigned Opcode) |
| Whether this is bitwise logic opcode.
|
|
NodeType | llvm::ISD::getInverseMinMaxOpcode (unsigned MinMaxOpc) |
| Given a MinMaxOpc of ISD::(U|S)MIN or ISD::(U|S)MAX, returns ISD::(U|S)MAX and ISD::(U|S)MIN, respectively.
|
|
NodeType | llvm::ISD::getVecReduceBaseOpcode (unsigned VecReduceOpcode) |
| Get underlying scalar opcode for VECREDUCE opcode.
|
|
bool | llvm::ISD::isVPOpcode (unsigned Opcode) |
| Whether this is a vector-predicated Opcode.
|
|
bool | llvm::ISD::isVPBinaryOp (unsigned Opcode) |
| Whether this is a vector-predicated binary operation opcode.
|
|
bool | llvm::ISD::isVPReduction (unsigned Opcode) |
| Whether this is a vector-predicated reduction opcode.
|
|
std::optional< unsigned > | llvm::ISD::getVPMaskIdx (unsigned Opcode) |
| The operand position of the vector mask.
|
|
std::optional< unsigned > | llvm::ISD::getVPExplicitVectorLengthIdx (unsigned Opcode) |
| The operand position of the explicit vector length parameter.
|
|
std::optional< unsigned > | llvm::ISD::getBaseOpcodeForVP (unsigned Opcode, bool hasFPExcept) |
| Translate this VP Opcode to its corresponding non-VP Opcode.
|
|
std::optional< unsigned > | llvm::ISD::getVPForBaseOpcode (unsigned Opcode) |
| Translate this non-VP Opcode to its corresponding VP Opcode.
|
|
bool | llvm::ISD::isIndexTypeSigned (MemIndexType IndexType) |
|
NodeType | llvm::ISD::getExtForLoadExtType (bool IsFP, LoadExtType) |
|
bool | llvm::ISD::isSignedIntSetCC (CondCode Code) |
| Return true if this is a setcc instruction that performs a signed comparison when used with integer operands.
|
|
bool | llvm::ISD::isUnsignedIntSetCC (CondCode Code) |
| Return true if this is a setcc instruction that performs an unsigned comparison when used with integer operands.
|
|
bool | llvm::ISD::isIntEqualitySetCC (CondCode Code) |
| Return true if this is a setcc instruction that performs an equality comparison when used with integer operands.
|
|
bool | llvm::ISD::isFPEqualitySetCC (CondCode Code) |
| Return true if this is a setcc instruction that performs an equality comparison when used with floating point operands.
|
|
bool | llvm::ISD::isTrueWhenEqual (CondCode Cond) |
| Return true if the specified condition returns true if the two operands to the condition are equal.
|
|
unsigned | llvm::ISD::getUnorderedFlavor (CondCode Cond) |
| This function returns 0 if the condition is always false if an operand is a NaN, 1 if the condition is always true if the operand is a NaN, and 2 if the condition is undefined if the operand is a NaN.
|
|
CondCode | llvm::ISD::getSetCCInverse (CondCode Operation, EVT Type) |
| Return the operation corresponding to !(X op Y), where 'op' is a valid SetCC operation.
|
|
bool | llvm::ISD::isExtOpcode (unsigned Opcode) |
|
bool | llvm::ISD::isExtVecInRegOpcode (unsigned Opcode) |
|
CondCode | llvm::ISD::GlobalISel::getSetCCInverse (CondCode Operation, bool isIntegerLike) |
| Return the operation corresponding to !(X op Y), where 'op' is a valid SetCC operation.
|
|
CondCode | llvm::ISD::getSetCCSwappedOperands (CondCode Operation) |
| Return the operation corresponding to (Y op X) when given the operation for (X op Y).
|
|
CondCode | llvm::ISD::getSetCCOrOperation (CondCode Op1, CondCode Op2, EVT Type) |
| Return the result of a logical OR between different comparisons of identical values: ((X op1 Y) | (X op2 Y)).
|
|
CondCode | llvm::ISD::getSetCCAndOperation (CondCode Op1, CondCode Op2, EVT Type) |
| Return the result of a logical AND between different comparisons of identical values: ((X op1 Y) & (X op2 Y)).
|
|