Go to the documentation of this file.
13 #ifndef LLVM_LIB_TARGET_XCORE_XCOREREGISTERINFO_H
14 #define LLVM_LIB_TARGET_XCORE_XCOREREGISTERINFO_H
18 #define GET_REGINFO_HEADER
19 #include "XCoreGenRegisterInfo.inc"
38 int SPAdj,
unsigned FIOperandNum,
This is an optimization pass for GlobalISel generic memory operations.
bool requiresRegisterScavenging(const MachineFunction &MF) const override
BitVector getReservedRegs(const MachineFunction &MF) const override
static bool needsFrameMoves(const MachineFunction &MF)
Return whether to emit frame moves.
const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override
Code Generation virtual methods...
Register getFrameRegister(const MachineFunction &MF) const override
Wrapper class representing virtual and physical registers.
bool eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override
bool useFPForScavengingIndex(const MachineFunction &MF) const override