LLVM 17.0.0git
|
This file implements the targeting of the RegisterBankInfo class for PowerPC. More...
#include "PPCRegisterBankInfo.h"
#include "PPCRegisterInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/Support/Debug.h"
#include "PPCGenRegisterBank.inc"
#include "PPCGenRegisterBankInfo.def"
Go to the source code of this file.
Macros | |
#define | DEBUG_TYPE "ppc-reg-bank-info" |
#define | GET_TARGET_REGBANK_IMPL |
Functions | |
static bool | isPreISelGenericFloatingPointOpcode (unsigned Opc) |
Returns whether opcode Opc is a pre-isel generic floating-point opcode, having only floating-point operands. | |
static bool | isFPIntrinsic (unsigned ID) |
This file implements the targeting of the RegisterBankInfo class for PowerPC.
Definition in file PPCRegisterBankInfo.cpp.
#define DEBUG_TYPE "ppc-reg-bank-info" |
Definition at line 19 of file PPCRegisterBankInfo.cpp.
#define GET_TARGET_REGBANK_IMPL |
Definition at line 21 of file PPCRegisterBankInfo.cpp.
ID
only uses and defines FPRs. Definition at line 280 of file PPCRegisterBankInfo.cpp.
Returns whether opcode Opc
is a pre-isel generic floating-point opcode, having only floating-point operands.
FIXME: this is copied from target AArch64. Needs some code refactor here to put this function in GlobalISel/Utils.cpp.
Definition at line 245 of file PPCRegisterBankInfo.cpp.