15#ifndef LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H
16#define LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCTARGETDESC_H
27class MCObjectTargetWriter;
40 const MCSubtargetInfo &STI,
41 const MCRegisterInfo &
MRI,
42 const MCTargetOptions &
Options);
44std::unique_ptr<MCObjectTargetWriter>
46 bool HasRelocationAddend);
49#define GET_REGINFO_ENUM
50#include "AMDGPUGenRegisterInfo.inc"
52#define GET_INSTRINFO_ENUM
53#define GET_INSTRINFO_OPERAND_ENUM
54#define GET_INSTRINFO_MC_HELPER_DECLS
55#include "AMDGPUGenInstrInfo.inc"
57#define GET_SUBTARGETINFO_ENUM
58#include "AMDGPUGenSubtargetInfo.inc"
unsigned const MachineRegisterInfo * MRI
This is an optimization pass for GlobalISel generic memory operations.
MCAsmBackend * createAMDGPUAsmBackend(const Target &T, const MCSubtargetInfo &STI, const MCRegisterInfo &MRI, const MCTargetOptions &Options)
std::unique_ptr< MCObjectTargetWriter > createAMDGPUELFObjectWriter(bool Is64Bit, uint8_t OSABI, bool HasRelocationAddend)
MCRegisterInfo * createGCNMCRegisterInfo(AMDGPUDwarfFlavour DwarfFlavour)
MCCodeEmitter * createAMDGPUMCCodeEmitter(const MCInstrInfo &MCII, MCContext &Ctx)