|
LLVM 24.0.0git
|
#include "llvm/CodeGen/RegisterClassInfo.h"#include "llvm/ADT/ArrayRef.h"#include "llvm/ADT/BitVector.h"#include "llvm/ADT/SmallVector.h"#include "llvm/CodeGen/MachineFunction.h"#include "llvm/CodeGen/MachineRegisterInfo.h"#include "llvm/CodeGen/TargetRegisterInfo.h"#include "llvm/CodeGen/TargetSubtargetInfo.h"#include "llvm/InitializePasses.h"#include "llvm/MC/MCRegisterInfo.h"#include "llvm/Support/CommandLine.h"#include "llvm/Support/Debug.h"#include "llvm/Support/raw_ostream.h"#include <algorithm>#include <cassert>#include <cstdint>Go to the source code of this file.
Macros | |
| #define | DEBUG_TYPE "regalloc" |
Functions | |
| INITIALIZE_PASS (MachineRegisterClassInfoWrapperPass, "machine-register-class-info", "Machine Register Class Info Analysis", true, true) MachineRegisterClassAnalysis | |
Variables | |
| static cl::opt< unsigned > | StressRA ("stress-regalloc", cl::Hidden, cl::init(0), cl::value_desc("N"), cl::desc("Limit all regclasses to N registers")) |
| #define DEBUG_TYPE "regalloc" |
Definition at line 35 of file RegisterClassInfo.cpp.
| INITIALIZE_PASS | ( | MachineRegisterClassInfoWrapperPass | , |
| "machine-register-class-info" | , | ||
| "Machine Register Class Info Analysis" | , | ||
| true | , | ||
| true | ) |
Definition at line 222 of file RegisterClassInfo.cpp.
References llvm::RegisterClassInfo::runOnMachineFunction().
|
static |