PPCISelLowering.h File Reference
#include "PPCInstrInfo.h"#include "llvm/CodeGen/CallingConvLower.h"#include "llvm/CodeGen/MachineFunction.h"#include "llvm/CodeGen/MachineMemOperand.h"#include "llvm/CodeGen/SelectionDAG.h"#include "llvm/CodeGen/SelectionDAGNodes.h"#include "llvm/CodeGen/TargetLowering.h"#include "llvm/CodeGen/ValueTypes.h"#include "llvm/CodeGenTypes/MachineValueType.h"#include "llvm/IR/Attributes.h"#include "llvm/IR/CallingConv.h"#include "llvm/IR/Function.h"#include "llvm/IR/InlineAsm.h"#include "llvm/IR/Metadata.h"#include "llvm/IR/Type.h"#include <optional>#include <utility>Go to the source code of this file.
Classes | |
| class | llvm::PPCTargetLowering |
| struct | llvm::PPCTargetLowering::CallFlags |
| Structure that collects some common arguments that get passed around between the functions for call lowering. More... | |
Namespaces | |
| namespace | llvm |
| This is an optimization pass for GlobalISel generic memory operations. | |
| namespace | llvm::PPC |
| Define some predicates that are used for node matching. | |
Functions | |
| bool | llvm::PPC::isVPKUHUMShuffleMask (ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &DAG) |
| isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction. | |
| bool | llvm::PPC::isVPKUWUMShuffleMask (ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &DAG) |
| isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction. | |
| bool | llvm::PPC::isVPKUDUMShuffleMask (ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &DAG) |
| isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction. | |
| bool | llvm::PPC::isVMRGLShuffleMask (ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &DAG) |
| isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes). | |
| bool | llvm::PPC::isVMRGHShuffleMask (ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &DAG) |
| isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes). | |
| bool | llvm::PPC::isVMRGEOShuffleMask (ShuffleVectorSDNode *N, bool CheckEven, unsigned ShuffleKind, SelectionDAG &DAG) |
| isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instruction | |
| bool | llvm::PPC::isXXSLDWIShuffleMask (ShuffleVectorSDNode *N, unsigned &ShiftElts, bool &Swap, bool IsLE) |
| isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction. | |
| bool | llvm::PPC::isXXBRHShuffleMask (ShuffleVectorSDNode *N) |
| isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction. | |
| bool | llvm::PPC::isXXBRWShuffleMask (ShuffleVectorSDNode *N) |
| isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction. | |
| bool | llvm::PPC::isXXBRDShuffleMask (ShuffleVectorSDNode *N) |
| isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction. | |
| bool | llvm::PPC::isXXBRQShuffleMask (ShuffleVectorSDNode *N) |
| isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction. | |
| bool | llvm::PPC::isXXPERMDIShuffleMask (ShuffleVectorSDNode *N, unsigned &ShiftElts, bool &Swap, bool IsLE) |
| isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction. | |
| int | llvm::PPC::isVSLDOIShuffleMask (SDNode *N, unsigned ShuffleKind, SelectionDAG &DAG) |
| isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1. | |
| bool | llvm::PPC::isSplatShuffleMask (ShuffleVectorSDNode *N, unsigned EltSize) |
| isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW. | |
| bool | llvm::PPC::isXXINSERTWMask (ShuffleVectorSDNode *N, unsigned &ShiftElts, unsigned &InsertAtByte, bool &Swap, bool IsLE) |
| isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction introduced in ISA 3.0. | |
| unsigned | llvm::PPC::getSplatIdxForPPCMnemonics (SDNode *N, unsigned EltSize, SelectionDAG &DAG) |
| getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for PPC mnemonics (which have a big endian bias - namely elements are counted from the left of the vector register). | |
| SDValue | llvm::PPC::get_VSPLTI_elt (SDNode *N, unsigned ByteSize, SelectionDAG &DAG) |
| get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted. | |
| FastISel * | llvm::PPC::createFastISel (FunctionLoweringInfo &FuncInfo, const TargetLibraryInfo *LibInfo) |
| bool | llvm::isIntS16Immediate (SDNode *N, int16_t &Imm) |
| isIntS16Immediate - This method tests to see if the node is either a 32-bit or 64-bit immediate, and if the value can be accurately represented as a sign extension from a 16-bit value. | |
| bool | llvm::isIntS16Immediate (SDValue Op, int16_t &Imm) |
| bool | llvm::isIntS34Immediate (SDNode *N, int64_t &Imm) |
| isIntS34Immediate - This method tests if value of node given can be accurately represented as a sign extension from a 34-bit value. | |
| bool | llvm::isIntS34Immediate (SDValue Op, int64_t &Imm) |
| bool | llvm::convertToNonDenormSingle (APInt &ArgAPInt) |
| bool | llvm::convertToNonDenormSingle (APFloat &ArgAPFloat) |
| bool | llvm::checkConvertToNonDenormSingle (APFloat &ArgAPFloat) |
Generated on for LLVM by
1.14.0