LLVM 20.0.0git
SparcRegisterInfo.h
Go to the documentation of this file.
1//===-- SparcRegisterInfo.h - Sparc Register Information Impl ---*- C++ -*-===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This file contains the Sparc implementation of the TargetRegisterInfo class.
10//
11//===----------------------------------------------------------------------===//
12
13#ifndef LLVM_LIB_TARGET_SPARC_SPARCREGISTERINFO_H
14#define LLVM_LIB_TARGET_SPARC_SPARCREGISTERINFO_H
15
17
18#define GET_REGINFO_HEADER
19#include "SparcGenRegisterInfo.inc"
20
21namespace llvm {
24
25 /// Code Generation virtual methods...
26 const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
28 CallingConv::ID CC) const override;
29
31
32 BitVector getReservedRegs(const MachineFunction &MF) const override;
33 bool isReservedReg(const MachineFunction &MF, MCRegister Reg) const;
34
36 unsigned Kind) const override;
37
39 int SPAdj, unsigned FIOperandNum,
40 RegScavenger *RS = nullptr) const override;
41
42 Register getFrameRegister(const MachineFunction &MF) const override;
43
44 bool canRealignStack(const MachineFunction &MF) const override;
45
46};
47
48} // end namespace llvm
49
50#endif
unsigned Reg
uint64_t IntrinsicInst * II
Wrapper class representing physical registers. Should be passed by value.
Definition: MCRegister.h:33
Wrapper class representing virtual and physical registers.
Definition: Register.h:19
This is an optimization pass for GlobalISel generic memory operations.
Definition: AddressRanges.h:18
const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override
Code Generation virtual methods...
bool canRealignStack(const MachineFunction &MF) const override
bool eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override
const TargetRegisterClass * getPointerRegClass(const MachineFunction &MF, unsigned Kind) const override
BitVector getReservedRegs(const MachineFunction &MF) const override
bool isReservedReg(const MachineFunction &MF, MCRegister Reg) const
const uint32_t * getCallPreservedMask(const MachineFunction &MF, CallingConv::ID CC) const override
Register getFrameRegister(const MachineFunction &MF) const override
const uint32_t * getRTCallPreservedMask(CallingConv::ID CC) const