LLVM 24.0.0git
WebAssemblyTargetMachine.cpp
Go to the documentation of this file.
1//===- WebAssemblyTargetMachine.cpp - Define TargetMachine for WebAssembly -==//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8///
9/// \file
10/// This file defines the WebAssembly-specific subclass of TargetMachine.
11///
12//===----------------------------------------------------------------------===//
13
17#include "WebAssembly.h"
28#include "llvm/CodeGen/Passes.h"
31#include "llvm/IR/Function.h"
39#include <optional>
40using namespace llvm;
41
42#define DEBUG_TYPE "wasm"
43
44// A command-line option to keep implicit locals
45// for the purpose of testing with lit/llc ONLY.
46// This produces output which is not valid WebAssembly, and is not supported
47// by assemblers/disassemblers and other MC based tools.
49 "wasm-disable-explicit-locals", cl::Hidden,
50 cl::desc("WebAssembly: output implicit locals in"
51 " instruction output for test purposes only."),
52 cl::init(false));
53
54// Exception handling & setjmp-longjmp handling related options.
55
56// Emscripten's asm.js-style exception handling
58 "enable-emscripten-cxx-exceptions",
59 cl::desc("WebAssembly Emscripten-style exception handling"),
60 cl::init(false));
61// Emscripten's asm.js-style setjmp/longjmp handling
63 "enable-emscripten-sjlj",
64 cl::desc("WebAssembly Emscripten-style setjmp/longjmp handling"),
65 cl::init(false));
66// Exception handling using wasm EH instructions
68 WebAssembly::WasmEnableEH("wasm-enable-eh",
69 cl::desc("WebAssembly exception handling"));
70// setjmp/longjmp handling using wasm EH instrutions
72 "wasm-enable-sjlj", cl::desc("WebAssembly setjmp/longjmp handling"));
73// If true, use the legacy Wasm EH proposal:
74// https://github.com/WebAssembly/exception-handling/blob/main/proposals/exception-handling/legacy/Exceptions.md
75// And if false, use the standardized Wasm EH proposal:
76// https://github.com/WebAssembly/exception-handling/blob/main/proposals/exception-handling/Exceptions.md
77// Currently set to true by default because not all major web browsers turn on
78// the new standard proposal by default, but will later change to false.
80 "wasm-use-legacy-eh", cl::desc("WebAssembly exception handling (legacy)"),
81 cl::init(true));
82
85 // Register the target.
90
91 // Register backend passes
124}
125
126//===----------------------------------------------------------------------===//
127// WebAssembly Lowering public interface.
128//===----------------------------------------------------------------------===//
129
130static Reloc::Model getEffectiveRelocModel(std::optional<Reloc::Model> RM) {
131 // Default to static relocation model. This should always be more optimial
132 // than PIC since the static linker can determine all global addresses and
133 // assume direct function calls.
134 return RM.value_or(Reloc::Static);
135}
136
142
144
145 // You can't enable two modes of EH at the same time
148 "-enable-emscripten-cxx-exceptions not allowed with -wasm-enable-eh");
149 // You can't enable two modes of SjLj at the same time
152 "-enable-emscripten-sjlj not allowed with -wasm-enable-sjlj");
153 // You can't mix Emscripten EH with Wasm SjLj.
156 "-enable-emscripten-cxx-exceptions not allowed with -wasm-enable-sjlj");
157
159 // FIXME: These flags should be removed in favor of directly using the
160 // generically configured ExceptionsType
163 }
164
165 // Basic Correctness checking related to -exception-model
168 report_fatal_error("-exception-model should be either 'none' or 'wasm'");
170 report_fatal_error("-exception-model=wasm not allowed with "
171 "-enable-emscripten-cxx-exceptions");
174 "-wasm-enable-eh only allowed with -exception-model=wasm");
177 "-wasm-enable-sjlj only allowed with -exception-model=wasm");
178 if ((!WasmEnableEH && !WasmEnableSjLj) &&
181 "-exception-model=wasm only allowed with at least one of "
182 "-wasm-enable-eh or -wasm-enable-sjlj");
183
184 // Currently it is allowed to mix Wasm EH with Emscripten SjLj as an interim
185 // measure, but some code will error out at compile time in this combination.
186 // See WebAssemblyLowerEmscriptenEHSjLj pass for details.
187}
188
189/// Create an WebAssembly architecture model.
190///
192 const Target &T, const Triple &TT, StringRef CPU, StringRef FS,
193 const TargetOptions &Options, std::optional<Reloc::Model> RM,
194 std::optional<CodeModel::Model> CM, CodeGenOptLevel OL, bool JIT)
195 : CodeGenTargetMachineImpl(T, TT.computeDataLayout(), TT, CPU, FS, Options,
197 getEffectiveCodeModel(CM, CodeModel::Large), OL),
198 TLOF(new WebAssemblyTargetObjectFile()),
199 UsesMultivalueABI(Options.MCOptions.getABIName() == "experimental-mv") {
200 // WebAssembly type-checks instructions, but a noreturn function with a return
201 // type that doesn't match the context will cause a check failure. So we lower
202 // LLVM 'unreachable' to ISD::TRAP and then lower that to WebAssembly's
203 // 'unreachable' instructions which is meant for that case. Formerly, we also
204 // needed to add checks to SP failure emission in the instruction selection
205 // backends, but this has since been tied to TrapUnreachable and is no longer
206 // necessary.
207 this->Options.TrapUnreachable = true;
208 this->Options.NoTrapAfterNoreturn = false;
209
210 // WebAssembly treats each function as an independent unit. Force
211 // -ffunction-sections, effectively, so that we can emit them independently.
212 this->Options.FunctionSections = true;
213 this->Options.DataSections = true;
214 this->Options.UniqueSectionNames = true;
215
217 initAsmInfo();
218
220
221 // Note that we don't use setRequiresStructuredCFG(true). It disables
222 // optimizations than we're ok with, and want, such as critical edge
223 // splitting and tail merging.
224}
225
227
232
235 std::string FS) const {
236 auto &I = SubtargetMap[CPU + FS];
237 if (!I) {
238 I = std::make_unique<WebAssemblySubtarget>(TargetTriple, CPU, FS, *this);
239 }
240 return I.get();
241}
242
245 Attribute CPUAttr = F.getFnAttribute("target-cpu");
246 Attribute FSAttr = F.getFnAttribute("target-features");
247
248 std::string CPU =
249 CPUAttr.isValid() ? CPUAttr.getValueAsString().str() : TargetCPU;
250 std::string FS =
251 FSAttr.isValid() ? FSAttr.getValueAsString().str() : TargetFS;
252
253 return getSubtargetImpl(CPU, FS);
254}
255
256namespace {
257
258/// WebAssembly Code Generator Pass Configuration Options.
259class WebAssemblyPassConfig final : public TargetPassConfig {
260public:
261 WebAssemblyPassConfig(WebAssemblyTargetMachine &TM, PassManagerBase &PM)
262 : TargetPassConfig(TM, PM) {}
263
264 WebAssemblyTargetMachine &getWebAssemblyTargetMachine() const {
266 }
267
268 FunctionPass *createTargetRegisterAllocator(bool) override;
269
270 void addIRPasses() override;
271 void addISelPrepare() override;
272 bool addInstSelector() override;
273 void addOptimizedRegAlloc() override;
274 void addPostRegAlloc() override;
275 bool addGCPasses() override { return false; }
276 void addPreEmitPass() override;
277 bool addPreISel() override;
278
279 // No reg alloc
280 bool addRegAssignAndRewriteFast() override { return false; }
281
282 // No reg alloc
283 bool addRegAssignAndRewriteOptimized() override { return false; }
284
285 bool addIRTranslator() override;
286 void addPreLegalizeMachineIR() override;
287 bool addLegalizeMachineIR() override;
288 void addPreRegBankSelect() override;
289 bool addRegBankSelect() override;
290 bool addGlobalInstructionSelect() override;
291};
292} // end anonymous namespace
293
300
303 return TargetTransformInfo(std::make_unique<WebAssemblyTTIImpl>(this, F));
304}
305
308 return new WebAssemblyPassConfig(*this, PM);
309}
310
311FunctionPass *WebAssemblyPassConfig::createTargetRegisterAllocator(bool) {
312 return nullptr; // No reg alloc
313}
314
315//===----------------------------------------------------------------------===//
316// The following functions are called from lib/CodeGen/Passes.cpp to modify
317// the CodeGen pass sequence.
318//===----------------------------------------------------------------------===//
319
320void WebAssemblyPassConfig::addIRPasses() {
321 // Add signatures to prototype-less function declarations
323
324 // Lower .llvm.global_dtors into .llvm.global_ctors with __cxa_atexit calls.
326
327 // Fix function bitcasts, as WebAssembly requires caller and callee signatures
328 // to match.
330
331 // Optimize "returned" function attributes.
332 if (getOptLevel() != CodeGenOptLevel::None)
334
335 // If exception handling is not enabled and setjmp/longjmp handling is
336 // enabled, we lower invokes into calls and delete unreachable landingpad
337 // blocks. Lowering invokes when there is no EH support is done in
338 // TargetPassConfig::addPassesToHandleExceptions, but that runs after these IR
339 // passes and Emscripten SjLj handling expects all invokes to be lowered
340 // before.
341 if (!WasmEnableEmEH && !WasmEnableEH) {
342 addPass(createLowerInvokePass());
343 // The lower invoke pass may create unreachable code. Remove it in order not
344 // to process dead blocks in setjmp/longjmp handling.
346 }
347
348 // Handle exceptions and setjmp/longjmp if enabled. Unlike Wasm EH preparation
349 // done in WasmEHPrepare pass, Wasm SjLj preparation shares libraries and
350 // transformation algorithms with Emscripten SjLj, so we run
351 // LowerEmscriptenEHSjLj pass also when Wasm SjLj is enabled.
354
355 // Expand indirectbr instructions to switches.
357
358 // Try to expand `vecreduce_{and, or}` into `{any, all}_true`.
360 getWebAssemblyTargetMachine()));
361
363}
364
365void WebAssemblyPassConfig::addISelPrepare() {
366 // We need to move reference type allocas to WASM_ADDRESS_SPACE_VAR so that
367 // loads and stores are promoted to local.gets/local.sets.
369 // Lower atomics and TLS if necessary
371 getWebAssemblyTargetMachine()));
372
373 // This is a no-op if atomics are not used in the module
375
377}
378
379bool WebAssemblyPassConfig::addInstSelector() {
381 addPass(createWebAssemblyISelDagLegacyPass(getWebAssemblyTargetMachine(),
382 getOptLevel()));
383 // Run the argument-move pass immediately after the ScheduleDAG scheduler
384 // so that we can fix up the ARGUMENT instructions before anything else
385 // sees them in the wrong place.
387 // Set the p2align operands. This information is present during ISel, however
388 // it's inconvenient to collect. Collect it now, and update the immediate
389 // operands.
391
392 // Eliminate range checks and add default targets to br_table instructions.
394
395 // unreachable is terminator, non-terminator instruction after it is not
396 // allowed.
398
399 return false;
400}
401
402void WebAssemblyPassConfig::addOptimizedRegAlloc() {
403 // Currently RegisterCoalesce degrades wasm debug info quality by a
404 // significant margin. As a quick fix, disable this for -O1, which is often
405 // used for debugging large applications. Disabling this increases code size
406 // of Emscripten core benchmarks by ~5%, which is acceptable for -O1, which is
407 // usually not used for production builds.
408 // TODO Investigate why RegisterCoalesce degrades debug info quality and fix
409 // it properly
410 if (getOptLevel() == CodeGenOptLevel::Less)
411 disablePass(&RegisterCoalescerID);
413}
414
415void WebAssemblyPassConfig::addPostRegAlloc() {
416 // TODO: The following CodeGen passes don't currently support code containing
417 // virtual registers. Consider removing their restrictions and re-enabling
418 // them.
419
420 // These functions all require the NoVRegs property.
421 disablePass(&MachineLateInstrsCleanupID);
422 disablePass(&MachineCopyPropagationID);
423 disablePass(&PostRAMachineSinkingID);
424 disablePass(&PostRASchedulerID);
425 disablePass(&FuncletLayoutID);
426 disablePass(&StackMapLivenessID);
427 disablePass(&PatchableFunctionID);
428 disablePass(&ShrinkWrapID);
429 disablePass(&RemoveLoadsIntoFakeUsesID);
430
431 // This pass hurts code size for wasm because it can generate irreducible
432 // control flow.
433 disablePass(&MachineBlockPlacementID);
434
436}
437
438void WebAssemblyPassConfig::addPreEmitPass() {
440
441 // Nullify DBG_VALUE_LISTs that we cannot handle.
443
444 // Remove any unreachable blocks that may be left floating around.
445 // Rare, but possible. Needed for WebAssemblyFixIrreducibleControlFlow.
447
448 // Eliminate multiple-entry loops.
450
451 // Do various transformations for exception handling.
452 // Every CFG-changing optimizations should come before this.
453 if (TM->Options.ExceptionModel == ExceptionHandling::Wasm)
455
456 // Now that we have a prologue and epilogue and all frame indices are
457 // rewritten, eliminate SP and FP. This allows them to be stackified,
458 // colored, and numbered with the rest of the registers.
460
461 // Preparations and optimizations related to register stackification.
462 if (getOptLevel() != CodeGenOptLevel::None) {
463 // Depend on LiveIntervals and perform some optimizations on it.
465
466 // Prepare memory intrinsic calls for register stackifying.
468 }
469
470 // Mark registers as representing wasm's value stack. This is a key
471 // code-compression technique in WebAssembly. We run this pass (and
472 // MemIntrinsicResults above) very late, so that it sees as much code as
473 // possible, including code emitted by PEI and expanded by late tail
474 // duplication.
475 addPass(createWebAssemblyRegStackifyLegacyPass(getOptLevel()));
476
477 if (getOptLevel() != CodeGenOptLevel::None) {
478 // Run the register coloring pass to reduce the total number of registers.
479 // This runs after stackification so that it doesn't consider registers
480 // that become stackified.
482 }
483
484 // Sort the blocks of the CFG into topological order, a prerequisite for
485 // BLOCK and LOOP markers.
487
488 // Insert BLOCK and LOOP markers.
490
491 // Insert explicit local.get and local.set operators.
494
495 // Lower br_unless into br_if.
497
498 // Perform the very last peephole optimizations on the code.
499 if (getOptLevel() != CodeGenOptLevel::None)
501
502 // Create a mapping from LLVM CodeGen virtual registers to wasm registers.
504
505 // Fix debug_values whose defs have been stackified.
508
509 // Collect information to prepare for MC lowering / asm printing.
511}
512
513bool WebAssemblyPassConfig::addPreISel() {
515 return false;
516}
517
518bool WebAssemblyPassConfig::addIRTranslator() {
519 addPass(new IRTranslator());
520 return false;
521}
522
523void WebAssemblyPassConfig::addPreLegalizeMachineIR() {
524 if (getOptLevel() != CodeGenOptLevel::None) {
526 }
527}
528bool WebAssemblyPassConfig::addLegalizeMachineIR() {
529 addPass(new Legalizer());
530 return false;
531}
532
533void WebAssemblyPassConfig::addPreRegBankSelect() {
534 if (getOptLevel() != CodeGenOptLevel::None) {
536 }
537}
538
539bool WebAssemblyPassConfig::addRegBankSelect() {
540 addPass(new RegBankSelect());
541 return false;
542}
543
544bool WebAssemblyPassConfig::addGlobalInstructionSelect() {
545 addPass(new InstructionSelect(getOptLevel()));
546
547 // We insert only if ISelDAG won't insert these at a later point.
548 if (isGlobalISelAbortEnabled()) {
553 }
554
555 return false;
556}
557
562
568
571 SMDiagnostic &Error, SMRange &SourceRange) const {
572 const auto &YamlMFI = static_cast<const yaml::WebAssemblyFunctionInfo &>(MFI);
573 MachineFunction &MF = PFS.MF;
574 MF.getInfo<WebAssemblyFunctionInfo>()->initializeBaseYamlFields(MF, YamlMFI);
575 return false;
576}
static Reloc::Model getEffectiveRelocModel()
#define X(NUM, ENUM, NAME)
Definition ELF.h:856
#define LLVM_ABI
Definition Compiler.h:215
#define LLVM_EXTERNAL_VISIBILITY
Definition Compiler.h:132
DXIL Legalizer
This file declares the IRTranslator pass.
#define F(x, y, z)
Definition MD5.cpp:54
#define I(x, y, z)
Definition MD5.cpp:57
#define T
This file describes the interface of the MachineFunctionPass responsible for assigning the generic vi...
const GCNTargetMachine & getTM(const GCNSubtarget *STI)
static TableGen::Emitter::Opt Y("gen-skeleton-entry", EmitSkeleton, "Generate example skeleton entry")
Target-Independent Code Generator Pass Configuration Options pass.
cl::opt< bool > WasmEnableEH
cl::opt< bool > WasmEnableSjLj
cl::opt< bool > WasmEnableEmEH
cl::opt< bool > WasmEnableEmSjLj
cl::opt< bool > WasmDisableExplicitLocals
This file defines the interfaces that WebAssembly uses to lower LLVM code into a selection DAG.
This file provides WebAssembly-specific target descriptions.
This file declares WebAssembly-specific per-machine-function information.
This file registers the WebAssembly target.
LLVM_ABI LLVM_EXTERNAL_VISIBILITY void LLVMInitializeWebAssemblyTarget()
static void basicCheckForEHAndSjLj(TargetMachine *TM)
This file declares the WebAssembly-specific subclass of TargetMachine.
This file declares the WebAssembly-specific subclass of TargetLoweringObjectFile.
This file a TargetTransformInfoImplBase conforming object specific to the WebAssembly target machine.
This file contains the declaration of the WebAssembly-specific utility functions.
This file contains the entry points for global functions defined in the LLVM WebAssembly back-end.
Functions, function parameters, and return types can have attributes to indicate how they should be t...
Definition Attributes.h:105
LLVM_ABI StringRef getValueAsString() const
Return the attribute's value as a string.
bool isValid() const
Return true if the attribute is any kind of attribute.
Definition Attributes.h:261
CodeGenTargetMachineImpl(const Target &T, StringRef DataLayoutString, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOptLevel OL)
Lightweight error class with error context and mandatory checking.
Definition Error.h:159
FunctionPass class - This class is used to implement most global optimizations.
Definition Pass.h:314
This pass is responsible for selecting generic machine instructions to target-specific instructions.
static void setUseExtended(bool Enable)
Ty * getInfo()
getInfo - Keep track of various per-function pieces of information for backends that would like to do...
static LLVM_ABI PassRegistry * getPassRegistry()
getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...
This pass implements the reg bank selector pass used in the GlobalISel pipeline.
Instances of this class encapsulate one diagnostic report, allowing printing to a raw_ostream as a ca...
Definition SourceMgr.h:308
Represents a range in source code.
Definition SMLoc.h:47
Represent a constant reference to a string, i.e.
Definition StringRef.h:56
std::string str() const
Get the contents as an std::string.
Definition StringRef.h:222
Primary interface to the complete machine description for the target machine.
Triple TargetTriple
Triple string, CPU name, and target feature strings the TargetMachine instance is created with.
StringRef getTargetFeatureString() const
StringRef getTargetCPU() const
std::unique_ptr< const MCSubtargetInfo > STI
TargetOptions Options
unsigned FunctionSections
Emit functions into separate sections.
unsigned NoTrapAfterNoreturn
Do not emit a trap instruction for 'unreachable' IR instructions behind noreturn calls,...
unsigned DataSections
Emit data into separate sections.
unsigned TrapUnreachable
Emit target-specific trap instruction for 'unreachable' IR instructions.
ExceptionHandling ExceptionModel
What exception model to use.
Target-Independent Code Generator Pass Configuration Options.
virtual void addPostRegAlloc()
This method may be implemented by targets that want to run passes after register allocation pass pipe...
virtual bool addInstSelector()
addInstSelector - This method should install an instruction selector pass, which converts from LLVM c...
virtual bool addPreISel()
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where t...
virtual void addOptimizedRegAlloc()
addOptimizedRegAlloc - Add passes related to register allocation.
virtual void addPreEmitPass()
This pass may be implemented by targets that want to run passes immediately before machine code is em...
virtual void addIRPasses()
Add common target configurable passes that perform LLVM IR to IR transforms following machine indepen...
virtual void addISelPrepare()
Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection.
TargetSubtargetInfo - Generic base class for all target subtargets.
This pass provides access to the codegen interfaces that are needed for IR-level transformations.
Target - Wrapper for Target specific information.
Triple - Helper class for working with autoconf configuration names.
Definition Triple.h:48
This class is derived from MachineFunctionInfo and contains private WebAssembly-specific information ...
yaml::MachineFunctionInfo * createDefaultFuncInfoYAML() const override
Allocate and return a default initialized instance of the YAML representation for the MachineFunction...
bool parseMachineFunctionInfo(const yaml::MachineFunctionInfo &, PerFunctionMIParsingState &PFS, SMDiagnostic &Error, SMRange &SourceRange) const override
Parse out the target's MachineFunctionInfo from the YAML reprsentation.
WebAssemblyTargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, std::optional< Reloc::Model > RM, std::optional< CodeModel::Model > CM, CodeGenOptLevel OL, bool JIT)
Create an WebAssembly architecture model.
TargetPassConfig * createPassConfig(PassManagerBase &PM) override
Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...
const WebAssemblySubtarget * getSubtargetImpl() const
MachineFunctionInfo * createMachineFunctionInfo(BumpPtrAllocator &Allocator, const Function &F, const TargetSubtargetInfo *STI) const override
Create the target's instance of MachineFunctionInfo.
TargetTransformInfo getTargetTransformInfo(const Function &F) const override
Get a TargetTransformInfo implementation for the target.
yaml::MachineFunctionInfo * convertFuncInfoToYAML(const MachineFunction &MF) const override
Allocate and initialize an instance of the YAML representation of the MachineFunctionInfo.
PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...
cl::opt< bool > WasmEnableEmEH
cl::opt< bool > WasmEnableEH
cl::opt< bool > WasmEnableSjLj
cl::opt< bool > WasmEnableEmSjLj
cl::opt< bool > WasmDisableExplicitLocals
cl::opt< bool > WasmUseLegacyEH
initializer< Ty > init(const Ty &Val)
This is an optimization pass for GlobalISel generic memory operations.
LLVM_ABI ModulePass * createLowerGlobalDtorsLegacyPass()
LLVM_ABI FunctionPass * createIndirectBrExpandPass()
FunctionPass * createWebAssemblyExplicitLocalsLegacyPass()
FunctionPass * createWebAssemblyCleanCodeAfterTrapLegacyPass()
ModulePass * createWebAssemblyMCLowerPreLegacyPass()
void initializeWebAssemblySetP2AlignOperandsLegacyPass(PassRegistry &)
void initializeWebAssemblyRegStackifyLegacyPass(PassRegistry &)
LLVM_ABI char & RegisterCoalescerID
RegisterCoalescer - This pass merges live ranges to eliminate copies.
void initializeWebAssemblyPeepholeLegacyPass(PassRegistry &)
void initializeWebAssemblyPostLegalizerCombinerPass(PassRegistry &)
@ None
No exception support.
Definition CodeGen.h:54
@ Wasm
WebAssembly Exception Handling.
Definition CodeGen.h:59
LLVM_ABI char & PatchableFunctionID
This pass implements the "patchable-function" attribute.
LLVM_ABI char & PostRASchedulerID
PostRAScheduler - This pass performs post register allocation scheduling.
LLVM_ABI char & RemoveLoadsIntoFakeUsesID
RemoveLoadsIntoFakeUses pass.
void initializeWebAssemblyExceptionInfoWrapperPassPass(PassRegistry &)
FunctionPass * createWebAssemblyRegNumberingLegacyPass()
void initializeWebAssemblyDAGToDAGISelLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblySetP2AlignOperandsLegacyPass()
void initializeWebAssemblyMemIntrinsicResultsLegacyPass(PassRegistry &)
void initializeWebAssemblyRegNumberingLegacyPass(PassRegistry &)
void initializeWebAssemblyLateEHPrepareLegacyPass(PassRegistry &)
static Reloc::Model getEffectiveRelocModel(std::optional< Reloc::Model > RM)
void initializeWebAssemblyNullifyDebugValueListsLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblyArgumentMoveLegacyPass()
CodeModel::Model getEffectiveCodeModel(std::optional< CodeModel::Model > CM, CodeModel::Model Default)
Helper method for getting the code model, returning Default if CM does not have a value.
LLVM_ABI char & ShrinkWrapID
ShrinkWrap pass. Look for the best place to insert save and restore.
LLVM_ABI char & MachineLateInstrsCleanupID
MachineLateInstrsCleanup - This pass removes redundant identical instructions after register allocati...
void initializeWebAssemblyRefTypeMem2LocalLegacyPass(PassRegistry &)
LLVM_ABI char & UnreachableMachineBlockElimID
UnreachableMachineBlockElimination - This pass removes unreachable machine basic blocks.
LLVM_ABI FunctionPass * createLowerInvokePass()
void initializeWebAssemblyFixFunctionBitcastsLegacyPass(PassRegistry &)
void initializeWebAssemblyLowerBrUnlessLegacyPass(PassRegistry &)
Target & getTheWebAssemblyTarget32()
LLVM_ABI void report_fatal_error(Error Err, bool gen_crash_diag=true)
Definition Error.cpp:163
LLVM_ABI char & StackMapLivenessID
StackMapLiveness - This pass analyses the register live-out set of stackmap/patchpoint intrinsics and...
LLVM_ABI void initializeLowerGlobalDtorsLegacyPassPass(PassRegistry &)
FunctionPass * createWebAssemblyReduceToAnyAllTrueLegacyPass(WebAssemblyTargetMachine &TM)
FunctionPass * createWebAssemblyRegColoringLegacyPass()
LLVM_ABI char & FuncletLayoutID
This pass lays out funclets contiguously.
FunctionPass * createWebAssemblyFixIrreducibleControlFlowLegacyPass()
LLVM_ABI char & PostRAMachineSinkingID
This pass perform post-ra machine sink for COPY instructions.
CodeGenOptLevel
Code generation optimization level.
Definition CodeGen.h:82
ModulePass * createWebAssemblyCoalesceFeaturesAndStripAtomicsLegacyPass(WebAssemblyTargetMachine &TM)
FunctionPass * createWebAssemblyRefTypeMem2LocalLegacyPass()
void initializeWebAssemblyArgumentMoveLegacyPass(PassRegistry &)
void initializeWebAssemblyOptimizeReturnedLegacyPass(PassRegistry &)
void initializeWebAssemblyExplicitLocalsLegacyPass(PassRegistry &)
ModulePass * createWebAssemblyFixFunctionBitcastsLegacyPass()
FunctionPass * createWebAssemblyPeepholeLegacyPass()
LLVM_ABI void initializeGlobalISel(PassRegistry &)
Initialize all passes linked into the GlobalISel library.
void initializeWebAssemblyPreLegalizerCombinerPass(PassRegistry &)
FunctionPass * createWebAssemblyMemIntrinsicResultsLegacyPass()
void initializeWebAssemblyLowerEmscriptenEHSjLjLegacyPass(PassRegistry &)
Target & getTheWebAssemblyTarget64()
FunctionPass * createWebAssemblyOptimizeReturnedLegacyPass()
ModulePass * createWebAssemblyLowerEmscriptenEHSjLjLegacyPass()
void initializeWebAssemblyFixBrTableDefaultsLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblyPreLegalizerCombiner()
void initializeWebAssemblyAddMissingPrototypesLegacyPass(PassRegistry &)
void initializeWebAssemblyCFGSortLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblyDebugFixupLegacyPass()
FunctionPass * createWebAssemblyFixBrTableDefaultsLegacyPass()
FunctionPass * createWebAssemblyISelDagLegacyPass(WebAssemblyTargetMachine &TM, CodeGenOptLevel OptLevel)
FunctionPass * createWebAssemblyNullifyDebugValueListsLegacyPass()
FunctionPass * createWebAssemblyCFGStackifyLegacyPass()
void initializeWebAssemblyRegColoringLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblyRegStackifyLegacyPass(CodeGenOptLevel OptLevel)
FunctionPass * createWebAssemblyOptimizeLiveIntervalsLegacyPass()
void initializeWebAssemblyFixIrreducibleControlFlowLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblyLowerBrUnlessLegacyPass()
LLVM_ABI char & MachineBlockPlacementID
MachineBlockPlacement - This pass places basic blocks based on branch probabilities.
ModulePass * createWebAssemblyAddMissingPrototypesLegacyPass()
LLVM_ABI FunctionPass * createAtomicExpandLegacyPass()
AtomicExpandPass - At IR level this pass replace atomic instructions with __atomic_* library calls,...
BumpPtrAllocatorImpl<> BumpPtrAllocator
The standard BumpPtrAllocator which just uses the default template parameters.
Definition Allocator.h:390
FunctionPass * createWebAssemblyReplacePhysRegsLegacyPass()
void initializeWebAssemblyCFGStackifyLegacyPass(PassRegistry &)
void initializeWebAssemblyOptimizeLiveIntervalsLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblyCFGSortLegacyPass()
void initializeWebAssemblyMCLowerPreLegacyPass(PassRegistry &)
FunctionPass * createWebAssemblyPostLegalizerCombiner()
void initializeWebAssemblyAsmPrinterPass(PassRegistry &)
void initializeWebAssemblyReplacePhysRegsLegacyPass(PassRegistry &)
LLVM_ABI char & MachineCopyPropagationID
MachineCopyPropagation - This pass performs copy propagation on machine instructions.
FunctionPass * createWebAssemblyLateEHPrepareLegacyPass()
void initializeWebAssemblyDebugFixupLegacyPass(PassRegistry &)
LLVM_ABI FunctionPass * createUnreachableBlockEliminationPass()
createUnreachableBlockEliminationPass - The LLVM code generator does not work well with unreachable b...
MachineFunctionInfo - This class can be derived from and used by targets to hold private target-speci...
static FuncInfoTy * create(BumpPtrAllocator &Allocator, const Function &F, const SubtargetTy *STI)
Factory function: default behavior is to call new using the supplied allocator.
RegisterTargetMachine - Helper template for registering a target machine implementation,...
Targets should override this in a way that mirrors the implementation of llvm::MachineFunctionInfo.