LLVM 22.0.0git
Public Member Functions | List of all members
llvm::LanaiInstrInfo Class Reference

#include "Target/Lanai/LanaiInstrInfo.h"

Inheritance diagram for llvm::LanaiInstrInfo:
[legend]

Public Member Functions

 LanaiInstrInfo (const LanaiSubtarget &STI)
virtual const LanaiRegisterInfo & getRegisterInfo () const
bool areMemAccessesTriviallyDisjoint (const MachineInstr &MIa, const MachineInstr &MIb) const override
Register isLoadFromStackSlot (const MachineInstr &MI, int &FrameIndex) const override
Register isLoadFromStackSlotPostFE (const MachineInstr &MI, int &FrameIndex) const override
Register isStoreToStackSlot (const MachineInstr &MI, int &FrameIndex) const override
void copyPhysReg (MachineBasicBlock &MBB, MachineBasicBlock::iterator Position, const DebugLoc &DL, Register DestinationRegister, Register SourceRegister, bool KillSource, bool RenamableDest=false, bool RenamableSrc=false) const override
void storeRegToStackSlot (MachineBasicBlock &MBB, MachineBasicBlock::iterator Position, Register SourceRegister, bool IsKill, int FrameIndex, const TargetRegisterClass *RegisterClass, const TargetRegisterInfo *RegisterInfo, Register VReg, MachineInstr::MIFlag Flags=MachineInstr::NoFlags) const override
void loadRegFromStackSlot (MachineBasicBlock &MBB, MachineBasicBlock::iterator Position, Register DestinationRegister, int FrameIndex, const TargetRegisterClass *RegisterClass, const TargetRegisterInfo *RegisterInfo, Register VReg, MachineInstr::MIFlag Flags=MachineInstr::NoFlags) const override
bool expandPostRAPseudo (MachineInstr &MI) const override
bool getMemOperandsWithOffsetWidth (const MachineInstr &LdSt, SmallVectorImpl< const MachineOperand * > &BaseOps, int64_t &Offset, bool &OffsetIsScalable, LocationSize &Width, const TargetRegisterInfo *TRI) const override
bool getMemOperandWithOffsetWidth (const MachineInstr &LdSt, const MachineOperand *&BaseOp, int64_t &Offset, LocationSize &Width, const TargetRegisterInfo *TRI) const
std::pair< unsigned, unsigned > decomposeMachineOperandsTargetFlags (unsigned TF) const override
ArrayRef< std::pair< unsigned, const char * > > getSerializableDirectMachineOperandTargetFlags () const override
bool analyzeBranch (MachineBasicBlock &MBB, MachineBasicBlock *&TrueBlock, MachineBasicBlock *&FalseBlock, SmallVectorImpl< MachineOperand > &Condition, bool AllowModify) const override
unsigned removeBranch (MachineBasicBlock &MBB, int *BytesRemoved=nullptr) const override
bool analyzeCompare (const MachineInstr &MI, Register &SrcReg, Register &SrcReg2, int64_t &CmpMask, int64_t &CmpValue) const override
bool optimizeCompareInstr (MachineInstr &CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override
bool analyzeSelect (const MachineInstr &MI, SmallVectorImpl< MachineOperand > &Cond, unsigned &TrueOp, unsigned &FalseOp, bool &Optimizable) const override
MachineInstr * optimizeSelect (MachineInstr &MI, SmallPtrSetImpl< MachineInstr * > &SeenMIs, bool PreferFalse) const override
bool reverseBranchCondition (SmallVectorImpl< MachineOperand > &Condition) const override
unsigned insertBranch (MachineBasicBlock &MBB, MachineBasicBlock *TrueBlock, MachineBasicBlock *FalseBlock, ArrayRef< MachineOperand > Condition, const DebugLoc &DL, int *BytesAdded=nullptr) const override

Detailed Description

Definition at line 27 of file LanaiInstrInfo.h.

Constructor & Destructor Documentation

◆ LanaiInstrInfo()

LanaiInstrInfo::LanaiInstrInfo ( const LanaiSubtarget & STI)

Definition at line 29 of file LanaiInstrInfo.cpp.

Member Function Documentation

◆ analyzeBranch()

bool LanaiInstrInfo::analyzeBranch ( MachineBasicBlock & MBB,
MachineBasicBlock *& TrueBlock,
MachineBasicBlock *& FalseBlock,
SmallVectorImpl< MachineOperand > & Condition,
bool AllowModify ) const
override

Definition at line 563 of file LanaiInstrInfo.cpp.

References llvm::SmallVectorImpl< T >::clear(), llvm::MachineOperand::CreateImm(), llvm::SmallVectorTemplateCommon< T, typename >::empty(), llvm::Instruction::eraseFromParent(), llvm::getImm(), llvm::Instruction::getOpcode(), llvm::User::getOperand(), MBB, and llvm::SmallVectorTemplateBase< T, bool >::push_back().

◆ analyzeCompare()

bool LanaiInstrInfo::analyzeCompare ( const MachineInstr & MI,
Register & SrcReg,
Register & SrcReg2,
int64_t & CmpMask,
int64_t & CmpValue ) const
override

Definition at line 180 of file LanaiInstrInfo.cpp.

References MI, and Register.

◆ analyzeSelect()

bool LanaiInstrInfo::analyzeSelect ( const MachineInstr & MI,
SmallVectorImpl< MachineOperand > & Cond,
unsigned & TrueOp,
unsigned & FalseOp,
bool & Optimizable ) const
override

Definition at line 440 of file LanaiInstrInfo.cpp.

References assert(), Cond, and MI.

◆ areMemAccessesTriviallyDisjoint()

bool LanaiInstrInfo::areMemAccessesTriviallyDisjoint ( const MachineInstr & MIa,
const MachineInstr & MIb ) const
override

Definition at line 89 of file LanaiInstrInfo.cpp.

References assert(), getMemOperandWithOffsetWidth(), getRegisterInfo(), llvm::LocationSize::getValue(), llvm::MachineInstr::hasOrderedMemoryRef(), llvm::MachineInstr::hasUnmodeledSideEffects(), llvm::LocationSize::hasValue(), llvm::MachineOperand::isIdenticalTo(), llvm::MachineInstr::mayLoadOrStore(), llvm::LocationSize::precise(), and TRI.

◆ copyPhysReg()

void LanaiInstrInfo::copyPhysReg ( MachineBasicBlock & MBB,
MachineBasicBlock::iterator Position,
const DebugLoc & DL,
Register DestinationRegister,
Register SourceRegister,
bool KillSource,
bool RenamableDest = false,
bool RenamableSrc = false ) const
override

Definition at line 33 of file LanaiInstrInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::BuildMI(), contains(), DL, llvm::get(), llvm::getKillRegState(), llvm_unreachable, and MBB.

◆ decomposeMachineOperandsTargetFlags()

std::pair< unsigned, unsigned > LanaiInstrInfo::decomposeMachineOperandsTargetFlags ( unsigned TF) const
override

Definition at line 166 of file LanaiInstrInfo.cpp.

◆ expandPostRAPseudo()

bool LanaiInstrInfo::expandPostRAPseudo ( MachineInstr & MI) const
override

Definition at line 122 of file LanaiInstrInfo.cpp.

◆ getMemOperandsWithOffsetWidth()

bool LanaiInstrInfo::getMemOperandsWithOffsetWidth ( const MachineInstr & LdSt,
SmallVectorImpl< const MachineOperand * > & BaseOps,
int64_t & Offset,
bool & OffsetIsScalable,
LocationSize & Width,
const TargetRegisterInfo * TRI ) const
override

Definition at line 797 of file LanaiInstrInfo.cpp.

References getMemOperandWithOffsetWidth(), llvm::MachineInstr::getOpcode(), llvm::Offset, llvm::SmallVectorTemplateBase< T, bool >::push_back(), and TRI.

◆ getMemOperandWithOffsetWidth()

bool LanaiInstrInfo::getMemOperandWithOffsetWidth ( const MachineInstr & LdSt,
const MachineOperand *& BaseOp,
int64_t & Offset,
LocationSize & Width,
const TargetRegisterInfo * TRI ) const

Definition at line 756 of file LanaiInstrInfo.cpp.

References llvm::LPAC::ADD, llvm::MachineOperand::getImm(), llvm::MachineInstr::getNumOperands(), llvm::MachineInstr::getOpcode(), llvm::MachineInstr::getOperand(), llvm::MachineOperand::isImm(), llvm::MachineOperand::isReg(), llvm::Offset, and llvm::LocationSize::precise().

Referenced by areMemAccessesTriviallyDisjoint(), and getMemOperandsWithOffsetWidth().

◆ getRegisterInfo()

virtual const LanaiRegisterInfo & llvm::LanaiInstrInfo::getRegisterInfo ( ) const
inlinevirtual

Definition at line 36 of file LanaiInstrInfo.h.

Referenced by areMemAccessesTriviallyDisjoint(), and optimizeCompareInstr().

◆ getSerializableDirectMachineOperandTargetFlags()

ArrayRef< std::pair< unsigned, const char * > > LanaiInstrInfo::getSerializableDirectMachineOperandTargetFlags ( ) const
override

Definition at line 171 of file LanaiInstrInfo.cpp.

References llvm::ArrayRef().

◆ insertBranch()

unsigned LanaiInstrInfo::insertBranch ( MachineBasicBlock & MBB,
MachineBasicBlock * TrueBlock,
MachineBasicBlock * FalseBlock,
ArrayRef< MachineOperand > Condition,
const DebugLoc & DL,
int * BytesAdded = nullptr ) const
override

Definition at line 659 of file LanaiInstrInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addMBB(), assert(), llvm::BuildMI(), DL, llvm::ArrayRef< T >::empty(), llvm::get(), MBB, and llvm::ArrayRef< T >::size().

◆ isLoadFromStackSlot()

Register LanaiInstrInfo::isLoadFromStackSlot ( const MachineInstr & MI,
int & FrameIndex ) const
override

Definition at line 716 of file LanaiInstrInfo.cpp.

References MI.

Referenced by isLoadFromStackSlotPostFE().

◆ isLoadFromStackSlotPostFE()

Register LanaiInstrInfo::isLoadFromStackSlotPostFE ( const MachineInstr & MI,
int & FrameIndex ) const
override

Definition at line 727 of file LanaiInstrInfo.cpp.

References Accesses, llvm::cast(), isLoadFromStackSlot(), and MI.

◆ isStoreToStackSlot()

Register LanaiInstrInfo::isStoreToStackSlot ( const MachineInstr & MI,
int & FrameIndex ) const
override

Definition at line 745 of file LanaiInstrInfo.cpp.

References MI.

◆ loadRegFromStackSlot()

void LanaiInstrInfo::loadRegFromStackSlot ( MachineBasicBlock & MBB,
MachineBasicBlock::iterator Position,
Register DestinationRegister,
int FrameIndex,
const TargetRegisterClass * RegisterClass,
const TargetRegisterInfo * RegisterInfo,
Register VReg,
MachineInstr::MIFlag Flags = MachineInstr::NoFlags ) const
override

Definition at line 69 of file LanaiInstrInfo.cpp.

References llvm::LPAC::ADD, llvm::MachineInstrBuilder::addFrameIndex(), llvm::MachineInstrBuilder::addImm(), llvm::BuildMI(), DL, llvm::get(), llvm_unreachable, and MBB.

◆ optimizeCompareInstr()

bool LanaiInstrInfo::optimizeCompareInstr ( MachineInstr & CmpInstr,
Register SrcReg,
Register SrcReg2,
int64_t CmpMask,
int64_t CmpValue,
const MachineRegisterInfo * MRI ) const
override

Definition at line 286 of file LanaiInstrInfo.cpp.

References B(), llvm::MachineBasicBlock::begin(), llvm::MachineOperand::clobbersPhysReg(), llvm::MachineBasicBlock::end(), llvm::MachineInstr::eraseFromParent(), flagSettingOpcodeVariant(), llvm::get(), llvm::MachineInstr::getOpcode(), getOppositeCondition(), llvm::MachineInstr::getParent(), llvm::MachineOperand::getReg(), getRegisterInfo(), I, llvm::LPCC::ICC_CC, llvm::LPCC::ICC_CS, llvm::LPCC::ICC_EQ, llvm::LPCC::ICC_F, llvm::LPCC::ICC_GE, llvm::LPCC::ICC_GT, llvm::LPCC::ICC_HI, llvm::LPCC::ICC_LE, llvm::LPCC::ICC_LS, llvm::LPCC::ICC_LT, llvm::LPCC::ICC_MI, llvm::LPCC::ICC_NE, llvm::LPCC::ICC_PL, llvm::LPCC::ICC_T, llvm::LPCC::ICC_VC, llvm::LPCC::ICC_VS, llvm::MachineOperand::isDef(), isRedundantFlagInstr(), llvm::MachineOperand::isReg(), llvm::MachineOperand::isRegMask(), MBB, MI, MRI, llvm::SmallVectorTemplateBase< T, bool >::push_back(), llvm::Sub, TRI, and llvm::LPCC::UNKNOWN.

◆ optimizeSelect()

MachineInstr * LanaiInstrInfo::optimizeSelect ( MachineInstr & MI,
SmallPtrSetImpl< MachineInstr * > & SeenMIs,
bool PreferFalse ) const
override

Definition at line 494 of file LanaiInstrInfo.cpp.

References llvm::MachineInstrBuilder::add(), llvm::MachineInstrBuilder::addImm(), assert(), llvm::BuildMI(), canFoldIntoSelect(), llvm::MachineInstr::clearKillInfo(), llvm::MachineInstrBuilder::copyImplicitOps(), DefMI, llvm::SmallPtrSetImpl< PtrType >::erase(), llvm::MachineInstr::getNumOperands(), llvm::MCInstrDesc::getNumOperands(), getOppositeCondition(), llvm::MachineOperand::getReg(), llvm::SmallPtrSetImpl< PtrType >::insert(), MI, MRI, llvm::MCInstrDesc::operands(), llvm::MachineOperand::setImplicit(), and llvm::MachineInstr::tieOperands().

◆ removeBranch()

unsigned LanaiInstrInfo::removeBranch ( MachineBasicBlock & MBB,
int * BytesRemoved = nullptr ) const
override

Definition at line 691 of file LanaiInstrInfo.cpp.

References assert(), llvm::Count, llvm::Instruction::eraseFromParent(), llvm::Instruction::getOpcode(), and MBB.

◆ reverseBranchCondition()

bool LanaiInstrInfo::reverseBranchCondition ( SmallVectorImpl< MachineOperand > & Condition) const
override

Definition at line 645 of file LanaiInstrInfo.cpp.

References assert(), getOppositeCondition(), and llvm::SmallVectorTemplateCommon< T, typename >::size().

◆ storeRegToStackSlot()

void LanaiInstrInfo::storeRegToStackSlot ( MachineBasicBlock & MBB,
MachineBasicBlock::iterator Position,
Register SourceRegister,
bool IsKill,
int FrameIndex,
const TargetRegisterClass * RegisterClass,
const TargetRegisterInfo * RegisterInfo,
Register VReg,
MachineInstr::MIFlag Flags = MachineInstr::NoFlags ) const
override

Definition at line 48 of file LanaiInstrInfo.cpp.

References llvm::LPAC::ADD, llvm::MachineInstrBuilder::addFrameIndex(), llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::BuildMI(), DL, llvm::get(), llvm::getKillRegState(), llvm_unreachable, and MBB.

The documentation for this class was generated from the following files:
Generated on for LLVM by doxygen 1.14.0