LLVM 24.0.0git
AMDGPUISelDAGToDAG.h
Go to the documentation of this file.
1//===-- AMDGPUISelDAGToDAG.h - A dag to dag inst selector for AMDGPU ----===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//==-----------------------------------------------------------------------===//
8//
9/// \file
10/// Defines an instruction selector for the AMDGPU target.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUISELDAGTODAG_H
15#define LLVM_LIB_TARGET_AMDGPU_AMDGPUISELDAGTODAG_H
16
17#include "AMDGPUSelectionDAGInfo.h"
18#include "GCNSubtarget.h"
19#include "SIMachineFunctionInfo.h"
20#include "SIModeRegisterDefaults.h"
21#include "llvm/Analysis/ValueTracking.h"
22#include "llvm/CodeGen/SelectionDAGISel.h"
23#include "llvm/Support/AMDGPUAddrSpace.h"
24#include "llvm/Target/TargetMachine.h"
25
26namespace llvm {
27
28static inline bool getConstantValue(SDValue N, uint32_t &Out) {
29 // This is only used for packed vectors, where using 0 for undef should
30 // always be good.
31 if (N.isUndef()) {
32 Out = 0;
33 return true;
34 }
35
36 if (const ConstantSDNode *C = dyn_cast<ConstantSDNode>(N)) {
37 Out = C->getAPIntValue().getSExtValue();
38 return true;
39 }
40
41 if (const ConstantFPSDNode *C = dyn_cast<ConstantFPSDNode>(N)) {
42 Out = C->getValueAPF().bitcastToAPInt().getSExtValue();
43 return true;
44 }
45
46 return false;
47}
48
49/// AMDGPU specific code to select AMDGPU machine instructions for
50/// SelectionDAG operations.
51class AMDGPUDAGToDAGISel : public SelectionDAGISel {
52 // Subtarget - Keep a pointer to the AMDGPU Subtarget around so that we can
53 // make the right decision when generating code for different targets.
54 const GCNSubtarget *Subtarget;
55
56 // Default FP mode for the current function.
57 SIModeRegisterDefaults Mode;
58
59 // Instructions that will be lowered with a final instruction that zeros the
60 // high result bits.
61 bool fp16SrcZerosHighBits(unsigned Opc) const;
62
63public:
64 AMDGPUDAGToDAGISel() = delete;
65
66 explicit AMDGPUDAGToDAGISel(TargetMachine &TM, CodeGenOptLevel OptLevel);
67
68 bool runOnMachineFunction(MachineFunction &MF) override;
69 bool matchLoadD16FromBuildVector(SDNode *N) const;
70 void PreprocessISelDAG() override;
71 void Select(SDNode *N) override;
72 void PostprocessISelDAG() override;
73
74protected:
75 void SelectBuildVector(SDNode *N, unsigned RegClassID);
76 void SelectVectorShuffle(SDNode *N);
77 bool isSDWAOperand(const SDNode *N) const;
78
79private:
80 std::pair<SDValue, SDValue> foldFrameIndex(SDValue N) const;
81
82 bool isInlineImmediate(const SDNode *N) const;
83
84 bool isInlineImmediate(const APInt &Imm) const {
85 return Subtarget->getInstrInfo()->isInlineConstant(Imm);
86 }
87
88 bool isInlineImmediate(const APFloat &Imm) const {
89 return Subtarget->getInstrInfo()->isInlineConstant(Imm);
90 }
91
92 bool isVGPRImm(const SDNode *N) const;
93 bool isUniformLoad(const SDNode *N) const;
94 bool isUniformBr(const SDNode *N) const;
95
96 MachineSDNode *buildRegSequence16(SmallVectorImpl<SDValue> &Elts,
97 const SDLoc &DL) const;
98 MachineSDNode *buildRegSequence32(SmallVectorImpl<SDValue> &Elts,
99 const SDLoc &DL) const;
100 MachineSDNode *buildRegSequence(SmallVectorImpl<SDValue> &Elts,
101 const SDLoc &DL, unsigned ElementSize) const;
102
103 void selectWMMAModsNegAbs(unsigned ModOpcode, unsigned &Mods,
104 SmallVectorImpl<SDValue> &Elts, SDValue &Src,
105 const SDLoc &DL, unsigned ElementSize) const;
106
107 // Returns true if ISD::AND SDNode `N`'s masking of the shift amount operand's
108 // `ShAmtBits` bits is unneeded.
109 bool isUnneededShiftMask(const SDNode *N, unsigned ShAmtBits) const;
110
111 bool isBaseWithConstantOffset64(SDValue Addr, SDValue &LHS,
112 SDValue &RHS) const;
113
114 MachineSDNode *buildSMovImm64(SDLoc &DL, uint64_t Val, EVT VT) const;
115
116 SDNode *packConstantV2I16(const SDNode *N, SelectionDAG &DAG) const;
117
118 SDNode *glueCopyToOp(SDNode *N, SDValue NewChain, SDValue Glue) const;
119 SDNode *glueCopyToM0(SDNode *N, SDValue Val) const;
120 SDNode *glueCopyToM0LDSInit(SDNode *N) const;
121
122 const TargetRegisterClass *getOperandRegClass(SDNode *N, unsigned OpNo) const;
123 virtual bool SelectADDRVTX_READ(SDValue Addr, SDValue &Base, SDValue &Offset);
124 virtual bool SelectADDRIndirect(SDValue Addr, SDValue &Base, SDValue &Offset);
125 bool isDSOffsetLegal(SDValue Base, unsigned Offset) const;
126 bool isDSOffset2Legal(SDValue Base, unsigned Offset0, unsigned Offset1,
127 unsigned Size) const;
128
129 bool isFlatScratchBaseLegal(SDValue Addr) const;
130 bool isFlatScratchBaseLegalSV(SDValue Addr) const;
131 bool isFlatScratchBaseLegalSVImm(SDValue Addr) const;
132 bool isSOffsetLegalWithImmOffset(SDValue *SOffset, bool Imm32Only,
133 bool IsBuffer, int64_t ImmOffset = 0) const;
134
135 bool SelectDS1Addr1Offset(SDValue Ptr, SDValue &Base, SDValue &Offset) const;
136 bool SelectDS64Bit4ByteAligned(SDValue Ptr, SDValue &Base, SDValue &Offset0,
137 SDValue &Offset1) const;
138 bool SelectDS128Bit8ByteAligned(SDValue Ptr, SDValue &Base, SDValue &Offset0,
139 SDValue &Offset1) const;
140 bool SelectDSReadWrite2(SDValue Ptr, SDValue &Base, SDValue &Offset0,
141 SDValue &Offset1, unsigned Size) const;
142 bool SelectMUBUF(SDValue Addr, SDValue &SRsrc, SDValue &VAddr,
143 SDValue &SOffset, SDValue &Offset, SDValue &Offen,
144 SDValue &Idxen, SDValue &Addr64) const;
145 bool SelectMUBUFAddr64(SDValue Addr, SDValue &SRsrc, SDValue &VAddr,
146 SDValue &SOffset, SDValue &Offset) const;
147 bool SelectMUBUFScratchOffen(SDNode *Parent, SDValue Addr, SDValue &RSrc,
148 SDValue &VAddr, SDValue &SOffset,
149 SDValue &ImmOffset) const;
150 bool SelectMUBUFScratchOffset(SDNode *Parent, SDValue Addr, SDValue &SRsrc,
151 SDValue &Soffset, SDValue &Offset) const;
152
153 bool SelectMUBUFOffset(SDValue Addr, SDValue &SRsrc, SDValue &Soffset,
154 SDValue &Offset) const;
155 bool SelectBUFSOffset(SDValue Addr, SDValue &SOffset) const;
156
157 bool SelectFlatOffsetImpl(SDNode *N, SDValue Addr, SDValue &VAddr,
158 SDValue &Offset,
159 AMDGPU::FlatAddrSpace FlatVariant) const;
160 bool SelectFlatOffset(SDNode *N, SDValue Addr, SDValue &VAddr,
161 SDValue &Offset) const;
162 bool SelectGlobalOffset(SDNode *N, SDValue Addr, SDValue &VAddr,
163 SDValue &Offset) const;
164 bool SelectScratchOffset(SDNode *N, SDValue Addr, SDValue &VAddr,
165 SDValue &Offset) const;
166 bool SelectGlobalSAddr(SDNode *N, SDValue Addr, SDValue &SAddr,
167 SDValue &VOffset, SDValue &Offset, bool &ScaleOffset,
168 bool NeedIOffset = true) const;
169 bool SelectGlobalSAddr(SDNode *N, SDValue Addr, SDValue &SAddr,
170 SDValue &VOffset, SDValue &Offset,
171 SDValue &CPol) const;
172 bool SelectGlobalSAddrCPol(SDNode *N, SDValue Addr, SDValue &SAddr,
173 SDValue &VOffset, SDValue &Offset,
174 SDValue &CPol) const;
175 bool SelectGlobalSAddrCPolM0(SDNode *N, SDValue Addr, SDValue &SAddr,
176 SDValue &VOffset, SDValue &Offset,
177 SDValue &CPol) const;
178 bool SelectGlobalSAddrGLC(SDNode *N, SDValue Addr, SDValue &SAddr,
179 SDValue &VOffset, SDValue &Offset,
180 SDValue &CPol) const;
181 bool SelectGlobalSAddrNoIOffset(SDNode *N, SDValue Addr, SDValue &SAddr,
182 SDValue &VOffset, SDValue &CPol) const;
183 bool SelectGlobalSAddrNoIOffsetM0(SDNode *N, SDValue Addr, SDValue &SAddr,
184 SDValue &VOffset, SDValue &CPol) const;
185 bool SelectScratchSAddr(SDNode *N, SDValue Addr, SDValue &SAddr,
186 SDValue &Offset) const;
187 bool checkFlatScratchSVSSwizzleBug(SDValue VAddr, SDValue SAddr,
188 uint64_t ImmOffset) const;
189 bool SelectScratchSVAddr(SDNode *N, SDValue Addr, SDValue &VAddr,
190 SDValue &SAddr, SDValue &Offset,
191 SDValue &CPol) const;
192
193 bool SelectSMRDOffset(SDNode *N, SDValue ByteOffsetNode, SDValue *SOffset,
194 SDValue *Offset, bool Imm32Only = false,
195 bool IsBuffer = false, bool HasSOffset = false,
196 int64_t ImmOffset = 0,
197 bool *ScaleOffset = nullptr) const;
198 SDValue Expand32BitAddress(SDValue Addr) const;
199 bool SelectSMRDBaseOffset(SDNode *N, SDValue Addr, SDValue &SBase,
200 SDValue *SOffset, SDValue *Offset,
201 bool Imm32Only = false, bool IsBuffer = false,
202 bool HasSOffset = false, int64_t ImmOffset = 0,
203 bool *ScaleOffset = nullptr) const;
204 bool SelectSMRD(SDNode *N, SDValue Addr, SDValue &SBase, SDValue *SOffset,
205 SDValue *Offset, bool Imm32Only = false,
206 bool *ScaleOffset = nullptr) const;
207 bool SelectSMRDImm(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
208 bool SelectSMRDImm32(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
209 bool SelectScaleOffset(SDNode *N, SDValue &Offset, bool IsSigned) const;
210 bool SelectSMRDSgpr(SDNode *N, SDValue Addr, SDValue &SBase, SDValue &SOffset,
211 SDValue &CPol) const;
212 bool SelectSMRDSgprImm(SDNode *N, SDValue Addr, SDValue &SBase,
213 SDValue &SOffset, SDValue &Offset,
214 SDValue &CPol) const;
215 bool SelectSMRDBufferImm(SDValue N, SDValue &Offset) const;
216 bool SelectSMRDBufferImm32(SDValue N, SDValue &Offset) const;
217 bool SelectSMRDBufferSgprImm(SDValue N, SDValue &SOffset,
218 SDValue &Offset) const;
219 bool SelectMOVRELOffset(SDValue Index, SDValue &Base, SDValue &Offset) const;
220
221 bool SelectVOP3ModsImpl(SDValue In, SDValue &Src, unsigned &SrcMods,
222 bool IsCanonicalizing = true,
223 bool AllowAbs = true) const;
224 bool SelectVOP3Mods(SDValue In, SDValue &Src, SDValue &SrcMods) const;
225 bool SelectVOP3ModsNonCanonicalizing(SDValue In, SDValue &Src,
226 SDValue &SrcMods) const;
227 bool SelectVOP3BMods(SDValue In, SDValue &Src, SDValue &SrcMods) const;
228 bool SelectVOP3NoMods(SDValue In, SDValue &Src) const;
229 bool SelectVOP3Mods0(SDValue In, SDValue &Src, SDValue &SrcMods,
230 SDValue &Clamp, SDValue &Omod) const;
231 bool SelectVOP3BMods0(SDValue In, SDValue &Src, SDValue &SrcMods,
232 SDValue &Clamp, SDValue &Omod) const;
233
234 bool SelectVINTERPModsImpl(SDValue In, SDValue &Src, SDValue &SrcMods,
235 bool OpSel) const;
236 bool SelectVINTERPMods(SDValue In, SDValue &Src, SDValue &SrcMods) const;
237 bool SelectVINTERPModsHi(SDValue In, SDValue &Src, SDValue &SrcMods) const;
238
239 bool SelectVOP3OMods(SDValue In, SDValue &Src, SDValue &Clamp,
240 SDValue &Omod) const;
241
242 bool SelectVOP3PMods(SDValue In, SDValue &Src, SDValue &SrcMods,
243 bool IsDOT = false) const;
244 bool SelectVOP3PModsDOT(SDValue In, SDValue &Src, SDValue &SrcMods) const;
245 bool SelectVOP3PNoModsDOT(SDValue In, SDValue &Src) const;
246 bool SelectVOP3PModsF32(SDValue In, SDValue &Src, SDValue &SrcMods) const;
247 bool SelectVOP3PNoModsF32(SDValue In, SDValue &Src) const;
248
249 bool SelectWMMAOpSelVOP3PMods(SDValue In, SDValue &Src) const;
250
251 bool SelectWMMAModsF32NegAbs(SDValue In, SDValue &Src,
252 SDValue &SrcMods) const;
253 bool SelectWMMAModsF16Neg(SDValue In, SDValue &Src, SDValue &SrcMods) const;
254 bool SelectWMMAModsF16NegAbs(SDValue In, SDValue &Src,
255 SDValue &SrcMods) const;
256 bool SelectWMMAVISrc(SDValue In, SDValue &Src) const;
257
258 bool SelectSWMMACIndex8(SDValue In, SDValue &Src, SDValue &IndexKey) const;
259 bool SelectSWMMACIndex16(SDValue In, SDValue &Src, SDValue &IndexKey) const;
260 bool SelectSWMMACIndex32(SDValue In, SDValue &Src, SDValue &IndexKey) const;
261
262 bool SelectVOP3OpSel(SDValue In, SDValue &Src, SDValue &SrcMods) const;
263
264 bool SelectVOP3OpSelMods(SDValue In, SDValue &Src, SDValue &SrcMods) const;
265 bool SelectVOP3PMadMixModsImpl(SDValue In, SDValue &Src, unsigned &Mods,
266 MVT VT) const;
267 bool SelectVOP3PMadMixModsExt(SDValue In, SDValue &Src,
268 SDValue &SrcMods) const;
269 bool SelectVOP3PMadMixMods(SDValue In, SDValue &Src, SDValue &SrcMods) const;
270 bool SelectVOP3PMadMixModsExtNeg(SDValue In, SDValue &Src,
271 SDValue &SrcMods) const;
272 bool SelectVOP3PMadMixModsNeg(SDValue In, SDValue &Src,
273 SDValue &SrcMods) const;
274 bool SelectVOP3PMadMixBF16ModsExt(SDValue In, SDValue &Src,
275 SDValue &SrcMods) const;
276 bool SelectVOP3PMadMixBF16Mods(SDValue In, SDValue &Src,
277 SDValue &SrcMods) const;
278 bool SelectVOP3PMadMixBF16ModsExtNeg(SDValue In, SDValue &Src,
279 SDValue &SrcMods) const;
280 bool SelectVOP3PMadMixBF16ModsNeg(SDValue In, SDValue &Src,
281 SDValue &SrcMods) const;
282
283 bool SelectBITOP3(SDValue In, SDValue &Src0, SDValue &Src1, SDValue &Src2,
284 SDValue &Tbl) const;
285
286 SDValue getHi16Elt(SDValue In) const;
287
288 SDValue getMaterializedScalarImm32(int64_t Val, const SDLoc &DL) const;
289
290 void SelectAddcSubb(SDNode *N);
291 void SelectAddcSubbI64(SDNode *N);
292 void SelectUADDO_USUBO(SDNode *N);
293 void SelectDIV_SCALE(SDNode *N);
294 void SelectMAD_64_32(SDNode *N);
295 void SelectMUL_LOHI(SDNode *N);
296 void SelectFMA_W_CHAIN(SDNode *N);
297 void SelectFMUL_W_CHAIN(SDNode *N);
298 SDNode *getBFE32(bool IsSigned, const SDLoc &DL, SDValue Val, uint32_t Offset,
299 uint32_t Width);
300 void SelectS_BFEFromShifts(SDNode *N);
301 void SelectS_BFE(SDNode *N);
302 bool isCBranchSCC(const SDNode *N) const;
303 void SelectBRCOND(SDNode *N);
304 void SelectFP_EXTEND(SDNode *N);
305 void SelectDSAppendConsume(SDNode *N, unsigned IntrID);
306 void SelectDSBvhStackIntrinsic(SDNode *N, unsigned IntrID);
307 void SelectTensorLoadStore(SDNode *N, unsigned IntrID);
308 void SelectDS_GWS(SDNode *N, unsigned IntrID);
309 void SelectInterpP1F16(SDNode *N);
310 void SelectINTRINSIC_W_CHAIN(SDNode *N);
311 void SelectINTRINSIC_WO_CHAIN(SDNode *N);
312 void SelectINTRINSIC_VOID(SDNode *N);
313 void SelectWAVE_ADDRESS(SDNode *N);
314 void SelectSTACKRESTORE(SDNode *N);
315
316protected:
317 // Include the pieces autogenerated from the target description.
318#include "AMDGPUGenDAGISel.inc"
319};
320
328
329class AMDGPUDAGToDAGISelLegacy : public SelectionDAGISelLegacy {
330public:
331 static char ID;
332
333 AMDGPUDAGToDAGISelLegacy(TargetMachine &TM, CodeGenOptLevel OptLevel);
334
335 bool runOnMachineFunction(MachineFunction &MF) override;
336 void getAnalysisUsage(AnalysisUsage &AU) const override;
337 StringRef getPassName() const override;
338};
339
340} // namespace llvm
341
342#endif // LLVM_LIB_TARGET_AMDGPU_AMDGPUISELDAGTODAG_H
AMDGPUAddrSpace.h
AMDGPU address space definition.
Imm
unsigned Imm
Definition AMDGPUDisassembler.cpp:534
uint64_t
unsigned uint64_t
Definition AMDGPUDisassembler.cpp:535
buildRegSequence
static Register buildRegSequence(SmallVectorImpl< Register > &Elts, MachineInstr *InsertPt, MachineRegisterInfo &MRI)
Definition AMDGPUInstructionSelector.cpp:5523
selectWMMAModsNegAbs
static void selectWMMAModsNegAbs(unsigned ModOpcode, unsigned &Mods, SmallVectorImpl< Register > &Elts, Register &Src, MachineInstr *InsertPt, MachineRegisterInfo &MRI)
Definition AMDGPUInstructionSelector.cpp:5551
Select
AMDGPU Register Bank Select
Definition AMDGPURegBankSelect.cpp:70
DL
MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL
Definition ARMSLSHardening.cpp:73
C
static GCRegistry::Add< ShadowStackGC > C("shadow-stack", "Very portable GC for uncooperative code generators")
GCNSubtarget.h
AMD GCN specific subclass of TargetSubtarget.
RHS
Value * RHS
Definition X86PartialReduction.cpp:83
LHS
Value * LHS
Definition X86PartialReduction.cpp:82
llvm::AMDGPUDAGToDAGISelLegacy::getAnalysisUsage
void getAnalysisUsage(AnalysisUsage &AU) const override
getAnalysisUsage - This function should be overriden by passes that need analysis information to do t...
Definition AMDGPUISelDAGToDAG.cpp:255
llvm::AMDGPUDAGToDAGISelLegacy::AMDGPUDAGToDAGISelLegacy
AMDGPUDAGToDAGISelLegacy(TargetMachine &TM, CodeGenOptLevel OptLevel)
Definition AMDGPUISelDAGToDAG.cpp:4810
llvm::AMDGPUDAGToDAGISelLegacy::runOnMachineFunction
bool runOnMachineFunction(MachineFunction &MF) override
runOnMachineFunction - This method must be overloaded to perform the desired machine code transformat...
Definition AMDGPUISelDAGToDAG.cpp:244
llvm::AMDGPUDAGToDAGISelLegacy::getPassName
StringRef getPassName() const override
getPassName - Return a nice clean name for a pass.
Definition AMDGPUISelDAGToDAG.cpp:988
llvm::AMDGPUDAGToDAGISel::isSDWAOperand
bool isSDWAOperand(const SDNode *N) const
Definition AMDGPUISelDAGToDAG.cpp:902
llvm::AMDGPUDAGToDAGISel::SelectBuildVector
void SelectBuildVector(SDNode *N, unsigned RegClassID)
Definition AMDGPUISelDAGToDAG.cpp:505
llvm::AMDGPUDAGToDAGISel::runOnMachineFunction
bool runOnMachineFunction(MachineFunction &MF) override
Definition AMDGPUISelDAGToDAG.cpp:172
llvm::AMDGPUDAGToDAGISel::PreprocessISelDAG
void PreprocessISelDAG() override
PreprocessISelDAG - This hook allows targets to hack on the graph before instruction selection starts...
Definition AMDGPUISelDAGToDAG.cpp:344
llvm::AMDGPUDAGToDAGISel::PostprocessISelDAG
void PostprocessISelDAG() override
PostprocessISelDAG() - This hook allows the target to hack on the graph right after selection.
Definition AMDGPUISelDAGToDAG.cpp:4784
llvm::AMDGPUDAGToDAGISel::matchLoadD16FromBuildVector
bool matchLoadD16FromBuildVector(SDNode *N) const
Definition AMDGPUISelDAGToDAG.cpp:264
llvm::AMDGPUISelDAGToDAGPass::run
PreservedAnalyses run(MachineFunction &MF, MachineFunctionAnalysisManager &MFAM)
Definition AMDGPUISelDAGToDAG.cpp:997
llvm::AMDGPUISelDAGToDAGPass::AMDGPUISelDAGToDAGPass
AMDGPUISelDAGToDAGPass(TargetMachine &TM)
Definition AMDGPUISelDAGToDAG.cpp:992
llvm::APInt
Class for arbitrary precision integers.
Definition APInt.h:78
llvm::AnalysisUsage
Represent the analysis usage information of a pass.
Definition PassAnalysisSupport.h:48
llvm::GCNSubtarget::getInstrInfo
const SIInstrInfo * getInstrInfo() const override
Definition GCNSubtarget.h:134
llvm::PreservedAnalyses
A set of analyses that are preserved following a run of a transformation pass.
Definition Analysis.h:112
llvm::SDNode
Represents one node in the SelectionDAG.
Definition SelectionDAGNodes.h:515
llvm::SDValue
Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.
Definition SelectionDAGNodes.h:147
llvm::SIInstrInfo::isInlineConstant
bool isInlineConstant(const APInt &Imm) const
Definition SIInstrInfo.cpp:4910
llvm::SelectionDAGISelLegacy::SelectionDAGISelLegacy
SelectionDAGISelLegacy(char &ID, std::unique_ptr< SelectionDAGISel > S)
Definition SelectionDAGISel.cpp:365
llvm::SelectionDAGISelPass::SelectionDAGISelPass
SelectionDAGISelPass(std::unique_ptr< SelectionDAGISel > Selector)
Definition SelectionDAGISel.h:589
llvm::SelectionDAGISel::SelectionDAGISel
SelectionDAGISel(TargetMachine &tm, CodeGenOptLevel OL=CodeGenOptLevel::Default)
Definition SelectionDAGISel.cpp:398
llvm::StringRef
Represent a constant reference to a string, i.e.
Definition StringRef.h:56
llvm::TargetMachine
Primary interface to the complete machine description for the target machine.
Definition TargetMachine.h:84
uint32_t
llvm
This is an optimization pass for GlobalISel generic memory operations.
Definition FunctionInfo.h:25
llvm::Offset
@ Offset
Definition DWP.cpp:577
llvm::dyn_cast
decltype(auto) dyn_cast(const From &Val)
dyn_cast<X> - Return the argument parameter cast to the specified type.
Definition Casting.h:643
llvm::MachineFunctionAnalysisManager
AnalysisManager< MachineFunction > MachineFunctionAnalysisManager
Definition MachineFunctionAnalysisManager.h:24
llvm::getConstantValue
static bool getConstantValue(SDValue N, uint32_t &Out)
Definition AMDGPUISelDAGToDAG.h:28
llvm::CodeGenOptLevel
CodeGenOptLevel
Code generation optimization level.
Definition CodeGen.h:227
llvm::TargetRegisterClass
MCRegisterClass TargetRegisterClass
Definition FastISel.h:58
N
#define N
Generated on for LLVM by doxygen 1.14.0