LLVM  10.0.0svn
Go to the documentation of this file.
1 //===-- R600ISelLowering.h - R600 DAG Lowering Interface -*- C++ -*--------===//
2 //
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4 // See https://llvm.org/LICENSE.txt for license information.
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 //
7 //===----------------------------------------------------------------------===//
8 //
9 /// \file
10 /// R600 DAG Lowering interface definition
11 //
12 //===----------------------------------------------------------------------===//
17 #include "AMDGPUISelLowering.h"
19 namespace llvm {
21 class R600InstrInfo;
22 class R600Subtarget;
26  const R600Subtarget *Subtarget;
27 public:
28  R600TargetLowering(const TargetMachine &TM, const R600Subtarget &STI);
30  const R600Subtarget *getSubtarget() const;
34  MachineBasicBlock *BB) const override;
35  SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override;
36  SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override;
37  void ReplaceNodeResults(SDNode * N,
39  SelectionDAG &DAG) const override;
40  CCAssignFn *CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const;
42  bool isVarArg,
44  const SDLoc &DL, SelectionDAG &DAG,
45  SmallVectorImpl<SDValue> &InVals) const override;
47  EVT VT) const override;
49  bool canMergeStoresTo(unsigned AS, EVT MemVT,
50  const SelectionDAG &DAG) const override;
53  EVT VT, unsigned AS, unsigned Align,
55  bool *IsFast = nullptr) const override;
57 private:
58  unsigned Gen;
59  /// Each OpenCL kernel has nine implicit parameters that are stored in the
60  /// first nine dwords of a Vertex Buffer. These implicit parameters are
61  /// lowered to load instructions which retrieve the values from the Vertex
62  /// Buffer.
63  SDValue LowerImplicitParameter(SelectionDAG &DAG, EVT VT, const SDLoc &DL,
64  unsigned DwordOffset) const;
66  void lowerImplicitParameter(MachineInstr *MI, MachineBasicBlock &BB,
67  MachineRegisterInfo & MRI, unsigned dword_offset) const;
68  SDValue OptimizeSwizzle(SDValue BuildVector, SDValue Swz[], SelectionDAG &DAG,
69  const SDLoc &DL) const;
70  SDValue vectorToVerticalVector(SelectionDAG &DAG, SDValue Vector) const;
72  SDValue lowerFrameIndex(SDValue Op, SelectionDAG &DAG) const;
73  SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG) const;
74  SDValue LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG) const;
75  SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op,
76  SelectionDAG &DAG) const override;
77  SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const;
79  SDValue lowerPrivateTruncStore(StoreSDNode *Store, SelectionDAG &DAG) const;
80  SDValue LowerSTORE(SDValue Op, SelectionDAG &DAG) const;
81  SDValue lowerFP_TO_UINT(SDValue Op, SelectionDAG &DAG) const;
82  SDValue lowerFP_TO_SINT(SDValue Op, SelectionDAG &DAG) const;
84  SDValue lowerPrivateExtLoad(SDValue Op, SelectionDAG &DAG) const;
85  SDValue LowerLOAD(SDValue Op, SelectionDAG &DAG) const;
86  SDValue LowerBRCOND(SDValue Op, SelectionDAG &DAG) const;
87  SDValue LowerTrig(SDValue Op, SelectionDAG &DAG) const;
88  SDValue LowerSHLParts(SDValue Op, SelectionDAG &DAG) const;
89  SDValue LowerSRXParts(SDValue Op, SelectionDAG &DAG) const;
90  SDValue LowerUADDSUBO(SDValue Op, SelectionDAG &DAG,
91  unsigned mainop, unsigned ovf) const;
93  SDValue stackPtrToRegIndex(SDValue Ptr, unsigned StackWidth,
94  SelectionDAG &DAG) const;
95  void getStackAddress(unsigned StackWidth, unsigned ElemIdx,
96  unsigned &Channel, unsigned &PtrIncr) const;
97  bool isZero(SDValue Op) const;
98  bool isHWTrueValue(SDValue Op) const;
99  bool isHWFalseValue(SDValue Op) const;
101  bool FoldOperand(SDNode *ParentNode, unsigned SrcIdx, SDValue &Src,
102  SDValue &Neg, SDValue &Abs, SDValue &Sel, SDValue &Imm,
103  SelectionDAG &DAG) const;
104  SDValue constBufferLoad(LoadSDNode *LoadNode, int Block,
105  SelectionDAG &DAG) const;
107  SDNode *PostISelFolding(MachineSDNode *N, SelectionDAG &DAG) const override;
108 };
110 } // End namespace llvm;
112 #endif
A parsed version of the target data layout string in and methods for querying it. ...
Definition: DataLayout.h:111
This class represents lattice values for constants.
Definition: AllocatorList.h:23
bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *IsFast=nullptr) const override
Determine if the target supports unaligned memory accesses.
bool canMergeStoresTo(unsigned AS, EVT MemVT, const SelectionDAG &DAG) const override
Returns if it&#39;s reasonable to merge stores to MemVT size.
bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &State)
CCAssignFn - This function assigns a location for Val, updating State to reflect the change...
MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &MI, MachineBasicBlock *BB) const override
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; fla...
Function Alias Analysis Results
CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const
This class consists of common code factored out of the SmallVector class to reduce code duplication b...
Definition: APFloat.h:41
const R600Subtarget * getSubtarget() const
This class is used to represent ISD::STORE nodes.
SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override
This callback is invoked for operations that are unsupported by the target, which are registered to u...
unsigned const MachineRegisterInfo * MRI
This is an important class for using LLVM in a threaded context.
Definition: LLVMContext.h:64
SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl< ISD::InputArg > &Ins, const SDLoc &DL, SelectionDAG &DAG, SmallVectorImpl< SDValue > &InVals) const override
XXX Only kernel functions are supported, so we can assume for now that every function is a kernel fun...
Extended Value Type.
Definition: ValueTypes.h:33
This struct is a compact representation of a valid (non-zero power of two) alignment.
Definition: Alignment.h:40
void ReplaceNodeResults(SDNode *N, SmallVectorImpl< SDValue > &Results, SelectionDAG &DAG) const override
This callback is invoked when a node result type is illegal for the target, and the operation was reg...
This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...
Definition: SelectionDAG.h:221
Interface definition of the TargetLowering class that is common to all AMD GPUs.
SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override
This method will be invoked for all target nodes and for any target-independent nodes that the target...
An SDNode that represents everything that will be needed to construct a MachineInstr.
Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...
Represents one node in the SelectionDAG.
Flags values. These may be or&#39;d together.
MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.
Representation of each machine instruction.
Definition: MachineInstr.h:63
R600TargetLowering(const TargetMachine &TM, const R600Subtarget &STI)
#define N
Primary interface to the complete machine description for the target machine.
Definition: TargetMachine.h:65
IRTranslator LLVM IR MI
Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...
EVT getSetCCResultType(const DataLayout &DL, LLVMContext &, EVT VT) const override
Return the ValueType of the result of SETCC operations.
This class is used to represent ISD::LOAD nodes.