LLVM  10.0.0svn
Namespaces | Macros | Functions | Variables
MIRNamerPass.cpp File Reference
#include "MIRVRegNamerUtils.h"
#include "llvm/ADT/PostOrderIterator.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/Passes.h"
Include dependency graph for MIRNamerPass.cpp:

Go to the source code of this file.

Namespaces

 llvm
 This class represents lattice values for constants.
 

Macros

#define DEBUG_TYPE   "mir-namer"
 

Functions

 INITIALIZE_PASS_BEGIN (MIRNamer, "mir-namer", "Rename Register Operands", false, false) INITIALIZE_PASS_END(MIRNamer
 

Variables

charllvm::MIRNamerID = MIRNamer::ID
 
mir namer
 
mir Rename Register Operands
 
mir Rename Register false
 

Macro Definition Documentation

◆ DEBUG_TYPE

#define DEBUG_TYPE   "mir-namer"

Definition at line 33 of file MIRNamerPass.cpp.

Function Documentation

◆ INITIALIZE_PASS_BEGIN()

INITIALIZE_PASS_BEGIN ( MIRNamer  ,
"mir-namer ,
"Rename Register Operands ,
false  ,
false   
)

Variable Documentation

◆ false

mir Rename Register false

Definition at line 76 of file MIRNamerPass.cpp.

◆ namer

mir namer

Definition at line 76 of file MIRNamerPass.cpp.

◆ Operands

mir Rename Register Operands

Definition at line 76 of file MIRNamerPass.cpp.

Referenced by llvm::AMDGPURegisterBankInfo::addMappingFromTable(), addNegOperand(), llvm::NamedMDNode::addOperand(), BuildConstantFromSCEV(), llvm::R600InstrInfo::buildSlotOfVectorInstruction(), llvm::canConstantFoldCallTo(), llvm::slpvectorizer::BoUpSLP::canMapToVector(), CheckBaseRegAndIndexRegAndScale(), checkScale(), llvm::OpInit::classof(), llvm::NamedMDNode::clearOperands(), llvm::VPInstruction::clone(), llvm::ConstantFoldCall(), containsUndefs(), detectAVGPattern(), doPromotion(), llvm::slpvectorizer::BoUpSLP::eraseInstructions(), EvaluateCRExpr(), EvaluateExpression(), llvm::DWARFExpression::Operation::extract(), llvm::ScalarEvolution::getAddRecExpr(), llvm::AArch64TTIImpl::getCastInstrCost(), llvm::HexagonTTIImpl::getCFInstrCost(), getChainID(), llvm::GCNTTIImpl::getInlinerVectorBonusPercent(), llvm::TargetTransformInfoImplCRTPBase< AMDGPUTTIImpl >::getInstructionLatency(), llvm::MemorySSAUpdater::getMemorySSA(), llvm::ScalarEvolution::getMulExpr(), getNMDOps(), llvm::SCEVAddRecExpr::getNumIterationsInRange(), llvm::NamedMDNode::getNumOperands(), llvm::NamedMDNode::getOperand(), getOperands(), getRegNum(), getRelevantOperands(), llvm::SCEVAddRecExpr::getStart(), llvm::ScalarEvolution::getTruncateExpr(), llvm::ScalarEvolution::getUDivExactExpr(), llvm::ScalarEvolution::getUDivExpr(), llvm::ARMTTIImpl::getUnrollingPreferences(), llvm::TargetTransformInfo::getUserCost(), llvm::LoopVectorizationCostModel::getVectorIntrinsicCost(), inversePermutation(), llvm::IsCPSRDead< MCInst >(), llvm::slpvectorizer::BoUpSLP::isDeleted(), isImplicitOperandIn(), isSafeToPromoteArgument(), matchSVEPredicateVectorRegName(), matchVectorSplittingReduction(), llvm::SCEVNAryExpr::op_begin(), llvm::GVNExpression::BasicExpression::op_begin(), llvm::MachineInstr::operands_begin(), llvm::MCTargetAsmParser::ParseInstruction(), llvm::MCTargetAsmParser::parsePrimaryExpr(), llvm::PPCTTIImpl::PPCTTIImpl(), llvm::DWARFExpression::Operation::print(), printMCExpr(), RefineErrorLoc(), RemoveDeadConstant(), llvm::SLPVectorizerPass::runImpl(), llvm::SelectionDAGISel::SelectCodeCommon(), llvm::LoopVectorizationCostModel::setCostBasedWideningDecision(), llvm::NamedMDNode::setOperand(), toString(), llvm::SelectionDAG::UnrollVectorOp(), llvm::DWARFExpression::Operation::verify(), llvm::SCEVRewriteVisitor< SCEVLoopAddRecRewriter >::visitAddExpr(), llvm::SCEVRewriteVisitor< SCEVLoopAddRecRewriter >::visitAddRecExpr(), llvm::SCEVLoopAddRecRewriter::visitAddRecExpr(), llvm::SCEVRewriteVisitor< SCEVLoopAddRecRewriter >::visitMulExpr(), llvm::SCEVRewriteVisitor< SCEVLoopAddRecRewriter >::visitSMaxExpr(), llvm::SCEVRewriteVisitor< SCEVLoopAddRecRewriter >::visitSMinExpr(), llvm::SCEVRewriteVisitor< SCEVLoopAddRecRewriter >::visitUMaxExpr(), llvm::SCEVRewriteVisitor< SCEVLoopAddRecRewriter >::visitUMinExpr(), llvm::X86TTIImpl::X86TTIImpl(), and llvm::NamedMDNode::~NamedMDNode().